

# Nanometer-Thick Oxide Semiconductor Transistor with Ultra-High Drain Current

Zehao Lin, Mengwei Si, Vahid Askarpour, Chang Niu, Adam Charnas, Zhongxia Shang, Yizhi Zhang, Yaoqiao Hu, Zhuocheng Zhang, Pai-Ying Liao, Kyeongjae Cho, Haiyan Wang, Mark Lundstrom, Jesse Maassen,\* and Peide D. Ye\*



Cite This: *ACS Nano* 2022, 16, 21536–21545



Read Online

ACCESS |


Metrics & More

Article Recommendations

Supporting Information

**ABSTRACT:** High drive current is a critical performance parameter in semiconductor devices for high-speed, low-power logic applications or high-efficiency, high-power, high-speed radio frequency (RF) analogue applications. In this work, we demonstrate an  $\text{In}_2\text{O}_3$  transistor grown by atomic layer deposition (ALD) at back-end-of-line (BEOL) compatible temperatures with a record high drain current in planar FET, exceeding 10 A/mm, the performance of which is 2–3 times better than all known transistors with semiconductor channels. A high transconductance reaches 4 S/mm, recorded among all transistors with a planar structure. Planar FETs working ballistically or quasi-ballistically are exploited as one of the simplest platforms to investigate the intrinsic transport properties. It is found experimentally and theoretically that a high carrier density and high electron velocity both contribute to this high on-state performance in ALD  $\text{In}_2\text{O}_3$  transistors, which is made possible by the high-quality oxide/oxide interface, the metal-like charge-neutrality-level (CNL) alignment, and the high band velocities induced by the low density-of-state (DOS). Experimental Hall,  $I$ – $V$ , and split  $C$ – $V$  measurements at room temperature confirm a high carrier density of up to  $6$ – $7 \times 10^{13} \text{ cm}^{-2}$  and a high velocity of about  $10^7 \text{ cm/s}$ , well-supported by density functional theory (DFT) calculations. The simultaneous demonstration of such high carrier concentration and average band velocity is enabled by the exploitation of the ultrafast pulse scheme and heat dissipation engineering.

**KEYWORDS:** atomic layer deposition, oxide semiconductor, ultrahigh current, back-end-of-line compatibility, charge neutrality level, nanometer-thick transistor




Looking for a transistor with a higher drain current ( $I_D$ ) at low voltages has been a key pursuit in the development of modern semiconductor devices. The high drain current is essential for high-speed, low-power logic applications for microelectronics and high-efficiency, high-power, high-speed applications for radio frequency (RF) power electronics. The criteria for achieving a transistor with high  $I_D$  is rather straightforward because  $I_D$  is determined by the product of carrier density ( $n_{2D}$ ) and average velocity.<sup>1</sup> However, the demonstration of simultaneous high carrier density and high velocity has been difficult with the maximum  $I_D$  ( $I_{D,\text{max}}$ ) of reported semiconductor devices reaching 1–2 A/mm with Si,<sup>1</sup> 3–4 A/mm with GaN,<sup>2</sup> and 5 A/mm with graphene<sup>3</sup> (although graphene does not have a bandgap and therefore cannot be regarded as a semiconductor). The control of mobile carriers in conventional semiconductor devices is achieved by carrier accumulation at the oxide/semiconductor interface for enhancement-mode devices or carriers doped in the channel for depletion-mode devices. In this case, the maximum supported  $n_{2D}$  is determined by  $2E_{\text{BD}}\epsilon_{\text{ox}}\epsilon_0/q$ , where

$E_{\text{BD}}$  is the breakdown electric field of the gate oxide,  $\epsilon_{\text{ox}}$  is the dielectric constant,  $\epsilon_0$  is the vacuum permittivity, and  $q$  is the elementary charge. For example, ALD  $\text{HfO}_2$  has a typical breakdown electric field of 0.5 V/nm and a dielectric constant of 15 (calculated from Figure S3d in the Supporting Information), leading to a maximum carrier density of about  $8 \times 10^{13} \text{ cm}^{-2}$ . However, in practical devices, such high carrier densities are difficult to achieve due to the U-shape distribution of interface traps in the bandgap and consequently a reduced gate capacitance  $C_G$ .<sup>4</sup> As a result, the experimental  $n_{2D}$  for practical inversion-mode Si devices is about  $2 \times 10^{13} \text{ cm}^{-2}$ , which is much lower than the ideal case. Moreover,

Received: October 18, 2022

Accepted: November 28, 2022

Published: November 29, 2022






Figure 1. Characterization and performance of scaled ALD  $\text{In}_2\text{O}_3$  transistors. (a) Schematic diagram of an ALD  $\text{In}_2\text{O}_3$  transistor. (b) HAADF-STEM cross-sectional image with EDX element mapping of an  $\text{In}_2\text{O}_3$  transistor with  $L_{\text{ch}}$  of 7 nm,  $T_{\text{ch}}$  of 3.5 nm, and 3 nm  $\text{HfO}_2$  as the gate insulator. (c)  $I_{\text{D}}-V_{\text{GS}}$  in log scale and (d)  $I_{\text{D}}-V_{\text{DS}}$  characteristics of a representative ALD  $\text{In}_2\text{O}_3$  transistor with  $L_{\text{ch}}$  of 7 nm and  $T_{\text{ch}}$  of 3.5 nm. The device exhibits high  $I_{\text{D}}$  exceeding 10 A/mm. (e)  $I_{\text{D}}-V_{\text{GS}}$  characteristics in linear scale and (f)  $g_{\text{m}}-V_{\text{GS}}$  characteristics at  $V_{\text{DS}}$  of 1.4 V of the same device, showing a maximum  $g_{\text{m}}$  of 4 S/mm. From (d) and (e),  $n_{2\text{D}}$  is estimated to be  $\sim 7.6 \times 10^{13}/\text{cm}^2$  using  $n_{2\text{D}} = C_{\text{G}}(V_{\text{GS}} - V_{\text{T}})$ . Details are seen in Figure S3 in the Supporting Information. (g)  $I_{\text{D,max}}$  scaling metrics of ALD  $\text{In}_2\text{O}_3$  transistors with statistics. Each point represents an average of at least five devices.

because the electrons at lower concentration averagely occupy lower energy states in the conduction band, a reduced  $n_{2\text{D}}$  decreases average carrier velocity, which will be discussed later in this work. Such an effect reversely boosts the performance of device with a high  $n_{2\text{D}}$ , which is amplified in semiconductor materials having a single conduction band with low density of states (DOS).

Oxide semiconductor thin-film transistors are a mature technology in flat-panel display applications<sup>5–7</sup> and are considered promising high-performance devices for back-end-of-line (BEOL) compatible monolithic 3D integration.<sup>8–11</sup>

Recently, an atomic layer deposition (ALD) based indium oxide ( $\text{In}_2\text{O}_3$ ) transistor has been reported, featuring an atomically thin channel down to 0.5 nm and a high field-effect mobility ( $\mu_{\text{FE}}$ ) over 100  $\text{cm}^2/\text{V}\cdot\text{s}$ , enabled by an atomically smooth surface and a charge neutrality level (CNL) located above the conduction band edge ( $E_{\text{C}}$ ) for low resistance contacts.<sup>12–18</sup> The oxide/insulator and oxide/semiconductor interfaces were found to have a low  $D_{\text{it}}$  resulting in a subthreshold slope (SS) down to 63.8 mV/dec at room temperature.<sup>13</sup> Note that, although the SS of III–V compound semiconductor transistors can also reach near 60 mV/dec, such

a low  $D_{it}$  of these materials is located in their subthreshold regions. As a result,  $n_{2D}$  is still strongly affected by  $D_{it}$  in the on-state due to the U-shape distribution of interface traps. Therefore, considering the CNL alignment above  $E_C$ , ideal oxide–oxide interface, and U-shape distribution of interface traps, an ALD  $\text{In}_2\text{O}_3$  transistor is expected to have low  $D_{it}$  in the on-state, leading to a high carrier density and high electron velocity in scaled transistors simultaneously. Although the authors reported an ON-state drain current over 3 A/mm in a scaled ALD  $\text{In}_2\text{O}_3$  transistor with  $L_{ch}$  of 8 nm and  $V_{DS}$  of 0.5 V,<sup>17</sup> a higher drain bias quickly leads to instability of the device due to its self-heating effect. Meanwhile, a comprehensive understanding of the superior transport nature of ALD semiconducting  $\text{In}_2\text{O}_3$  is urgently needed, since works toward the outstanding conducting properties of ALD  $\text{In}_2\text{O}_3$ , especially the recent ultrahigh current over 20 A/mm in gate-all-around (GAA) nanoribbon FETs achieved by authors,<sup>18</sup> are widely reported without the origin being elucidated yet.


In this work, we report an ALD  $\text{In}_2\text{O}_3$  transistor with a scaled channel length ( $L_{ch}$ ) down to 7 nm, achieving a high  $I_{D,max}$  exceeding 10 A/mm in planar structure, which is 2–3 times higher than the best known semiconducting materials such as Si, GaN, InGaAs, graphene, etc., second only to GAA  $\text{In}_2\text{O}_3$  FETs. A high transconductance ( $g_m$ ) of 4 S/mm is also realized, higher than all known transistors with a planar structure. The utilization of a fast pulse measurement scheme and heat engineering enables measuring such a high drain current density. Such ultrascaled planar transistors serve as one of the simplest platforms to investigate the transport nature of such thin-film semiconductors. We conclude that this high on-state performance is attributed to the simultaneous high carrier density of up to  $6\text{--}7 \times 10^{13}$  /cm<sup>2</sup> and the high velocity of about  $10^7$  cm/s, confirmed experimentally by Hall,  $I$ – $V$ , and split  $C$ – $V$  measurements at room temperature, as well as supported by density functional theory (DFT) calculations. We also elucidate theoretically that a low effective mass, single conduction band composed of mostly s-orbital character results in a low DOS that gives rise to a high average electron energy and high average band velocity. The low contact resistance/resistivity induced by the unique CNL alignment of the metal/ $\text{In}_2\text{O}_3$  interface in the conduction band and the high-quality oxide–oxide interface with low  $D_{it}$  are another two factors for a high drain current.

## RESULTS AND DISCUSSION

Figure 1a illustrates this work's schematic diagram of the ALD  $\text{In}_2\text{O}_3$  transistors in this work. The devices comprise a 3 nm-thick  $\text{HfO}_2$  gate insulator, an ALD  $\text{In}_2\text{O}_3$  channel with a thickness ( $T_{ch}$ ) from 2.5 to 3.5 nm, and Ni used as the gate electrode and the source/drain contacts. The details about device fabrication are discussed in the Methods section. Figure 1b shows the high-angle annular dark field scanning transmission electron microscopy (HAADF-STEM) cross-sectional image with energy-dispersive X-ray spectroscopy (EDX) to highlight the Ni/In/Hf elements in a representative  $\text{In}_2\text{O}_3$  transistor with  $L_{ch}$  of 7 nm and  $T_{ch}$  of 3.5 nm. The channel width ( $W_{ch}$ ) is defined as 2  $\mu\text{m}$  by ICP dry etching, except for devices with  $L_{ch}$  below 30 nm, which have a narrower  $W_{ch}$  of 600 nm to dissipate heat more efficiently. Figure S1 in the Supporting Information shows an SEM image from the top view of a transistor with a  $L_{ch}$  of 100 nm and a  $W_{ch}$  of 2  $\mu\text{m}$  defined by dry etching, illustrating the device structure. Parts c

and d of Figure 1 present the  $I_D$ – $V_{GS}$  and  $I_D$ – $V_{DS}$  characteristics obtained by pulsed  $I$ – $V$  measurements. A pulse width of 90 ns is utilized (unless otherwise specified) to suppress self-heating effects from the ultrahigh drain current so that the intrinsic electron transport properties of the devices can be probed, as described in the Methods section. Here, a high  $I_{D,max}$  of 10.2 A/mm is achieved at  $V_{GS} = 1.5$  V ( $V_{GS} - V_T = 4.3$  V, where  $V_T$  is extracted at low  $V_{DS}$  by linear extrapolation) and  $V_{DS} = 1.4$  V, which, although with a planar structure, 2–3 times outperforms any best-reported  $I_{D,max}$  from devices with other semiconducting materials of any FET structure, including graphene. This output performance is only second to a GAA FET with the same ALD  $\text{In}_2\text{O}_3$  channel material. Parts e and f of Figure 1 show the  $I_D$ – $V_{GS}$  on a linear scale and the  $g_m$ – $V_{GS}$  characteristics with  $V_{DS}$  of 1.4 V, both for the same device. A high  $g_m$  of 4 S/mm for a  $V_{DS}$  of 1.4 V is achieved, which is also higher than all known planar semiconductor devices. The total resistance of 140  $\Omega \cdot \mu\text{m}$  means an ultralow  $R_C$  less than 70  $\Omega \cdot \mu\text{m}$ , originating from the CNL at the Ni/ $\text{In}_2\text{O}_3$  interface aligning deep inside the conduction band.<sup>14,16</sup> The survival of 3 nm  $\text{HfO}_2$  at such high voltages is attributed to the voltage drop in the depleted  $\text{In}_2\text{O}_3$  and to the ultrashort stress time during pulse measurements. The  $I_D$ – $V_{GS}$ ,  $I_D$ – $V_{DS}$ , and  $g_m$ – $V_{GS}$  characteristics of a device with the same gate stack and  $L_{ch}$  of 100 nm are shown in Figure S2 in the Supporting Information, which shows a high  $I_{D,max}$  of 4.1 A/mm and a high  $g_m$  of 1.3 S/mm even with this relatively long channel. The visually low ON/OFF ratio and large SS originate from the impact of gate leakage in the OFF state and background noise ( $\sim \mu\text{A}$ ) from the ultrafast pulse characterization setup, as discussed in Figure S5 in the Supporting Information. Gate leakage also gives rise to a visually large DIBL. The actual DIBL of a transistor with  $L_{ch}$  of 100 nm, determined by  $V_T$  from linear extrapolation, is as small as 23.5 mV/V, as shown in Figure S2c in the Supporting Information. The same characteristics of a long channel device with  $L_{ch}$  of 1  $\mu\text{m}$  are presented in Figure S3 in the Supporting Information, showing clear current saturation. The high on-state performance is attributed to the high electron density and high velocity of ALD  $\text{In}_2\text{O}_3$ , coupled with low contact resistance. Moreover, the wide bandgap of 3.0 eV in  $\text{In}_2\text{O}_3$  makes it possible to sustain the high estimated lateral electric fields of  $\sim 2$  MV/cm ( $V_{DS} = 1.4$  V and  $L_{ch} = 7$  nm). Similar electrical characterization of devices with  $T_{ch}$  of 2.5 nm are also presented in Figure S4 in the Supporting Information. The  $I_{D,max}$  scaling metrics with a  $L_{ch}$  from 1  $\mu\text{m}$  down to 7 nm of  $\text{In}_2\text{O}_3$  transistors are shown in Figure 1f with statistics, demonstrating the wafer-scale uniformity of ALD growth. The  $I_{D,max}$  is the maximum drain current under stable conditions, obtained by pulse measurements.

Toward the importance of reliability for any electronic devices, ultrascaled ALD  $\text{In}_2\text{O}_3$  transistors survive under such high current and power, primarily thanks to a short stress time and hence the much longer cooling period between two pulses, as illustrated in Figure S13 in the Supporting Information. Systematic works on thermal engineering to improve heat dissipation, including interface thermal conductivity engineering<sup>19</sup> and development of high thermally conductive and electrically isolating buffer layer between BEOL layer and front-end-of-line (FEOL) layer, are strongly needed to ensure the operation at such a high on-state level. Positive bias stress tests were also performed on ultrascaled devices with different  $V_D$  bias at a constant stress of  $V_G - V_T = 4.3$  V and presented in




**Figure 2.** Carrier density and velocity in ultrathin ALD  $\text{In}_2\text{O}_3$ . (a) Photo image of a Hall bar device with a back-gate structure with 16 nm  $\text{HfO}_2$  as the gate insulator and 2.5 nm  $\text{In}_2\text{O}_3$  as the channel semiconductor. Hall devices underwent the same thermal treatment process. A thick oxide is used here to avoid the impact of the gate leakage current. (b) Hall measurement of  $R_{xy}$  versus  $B$  field with the gate electrode at 2 V.  $n_{2D}$  of  $5.4 \times 10^{13} / \text{cm}^2$  and  $\mu_{\text{Hall}}$  of  $48.2 \text{ cm}^2/\text{V}\cdot\text{s}$  are achieved. (c)  $n_{2D}$  and  $\mu_{\text{Hall}}$  versus  $V_{\text{GS}}$  characteristics for  $V_{\text{GS}}$  from  $-3$  to  $+4$  V. (d) CNL or TNL alignment in ALD  $\text{In}_2\text{O}_3$  with U-shape  $D_{\text{it}}$  distribution. (e) Velocity versus  $n_{2D}$  extracted from the  $I_D$ - $V_{\text{GS}}$  characteristics in Figure 1 and carrier density from Hall measurements.

Figure S6 in the Supporting Information, demonstrating the device's reasonable stability even under high bias.

To understand the origin of the observed high current in ALD  $\text{In}_2\text{O}_3$  transistors, the carrier density and velocity are characterized by Hall,  $I$ - $V$ , and split  $C$ - $V$  measurements at room temperature. Figure 2a shows a photo image of the experimental Hall bar device, with a similar Ni/ $\text{HfO}_2$ / $\text{In}_2\text{O}_3$ /Ni gate stack, having undergone the same thermal treatment process as the ALD  $\text{In}_2\text{O}_3$  transistors. To minimize the impact of gate leakage current, a thickness of 16 nm  $\text{HfO}_2$  is used in the Hall measurements. Figure 2b shows the  $R_{xy}$  versus  $B$  field characteristics with  $T_{\text{ch}}$  of 2.5 nm. A  $n_{2D}$  of  $5.4 \times 10^{13} / \text{cm}^2$  and Hall mobility ( $\mu_{\text{Hall}}$ ) of  $48.2 \text{ cm}^2/\text{V}\cdot\text{s}$  are achieved. Figure 2c shows the  $V_{\text{GS}}$ -dependent  $n_{2D}$  and  $\mu_{\text{Hall}}$ . A maximum  $n_{2D}$  of  $7 \times 10^{13} / \text{cm}^2$  is obtained, which can be depleted or modulated by gate voltage and is significantly higher than other semiconducting materials such as Si, GaN, etc. The high  $n_{2D}$  is very close to the maximum charge density supported by  $\text{HfO}_2$  as calculated above, indicating a high-quality oxide/oxide semiconductor interface without significant trapped charges at the Fermi level. Figure S8 in the Supporting Information presents a typical  $I_D$ - $V_{\text{GS}}$  curve of an ALD  $\text{In}_2\text{O}_3$  transistor with  $T_{\text{ch}}$  of 1.2 nm,  $L_{\text{ch}}$  of 800 nm, and 5 nm  $\text{HfO}_2$  thickness, showing a steep subthreshold slope (SS) of 63.5 mV/dec corresponding

to a  $D_{\text{it}}$  of  $6 \times 10^{11} \text{ cm}^{-1}\cdot\text{eV}^{-1}$ , suggesting a high-quality  $\text{HfO}_2$ / $\text{In}_2\text{O}_3$  interface. The SS in Figure 1c of 612.5 mV/dec is much larger due to the relatively thick channel designed to achieve high drain current, but the  $D_{\text{it}}$  at the  $\text{HfO}_2$ / $\text{In}_2\text{O}_3$  interface is expected to be similar and independent of channel thickness because of the similar atomic configuration at the interface. More importantly, the maximum charge density is not limited by the high  $D_{\text{it}}$  in the tail of the U-shape distribution as with conventional metal-oxide-semiconductor (MOS) devices like InGaAs. This is because  $\text{In}_2\text{O}_3$  has a CNL about 0.4 eV above the  $E_C$ , so the  $D_{\text{it}}$  in the on-state is expected to be even lower than in the subthreshold region, as shown in Figure 2d. Thus, with ALD  $\text{In}_2\text{O}_3$  transistors containing an oxide/oxide interface, the capability of carrier density modulation by gate oxide is much higher than those with a conventional III-V oxide/semiconductor interface. The high carrier density is also further verified by split  $C$ - $V$  measurements as shown in Figure S9 in the Supporting Information.

$I_D$  can be calculated simply by the product of charge density and average velocity. Because of the ultrascaled channel length of 7 nm compared to the estimated mean free path for backscattering of roughly 8 nm in  $\text{In}_2\text{O}_3$  (see Figure S7 in the Supporting Information), the average velocity is estimated to be the ballistic injection velocity. Using the transfer character-




**Figure 3.** First-principles simulations of  $\text{In}_2\text{O}_3$ . (a) Atomic structure of bulk  $\text{In}_2\text{O}_3$  (top), 0.95 nm-thick  $\text{In}_2\text{O}_3$  (middle), and 1.98 nm-thick  $\text{In}_2\text{O}_3$  (bottom). (b) Calculated band structure of bulk and nanoscale  $\text{In}_2\text{O}_3$ . (c) Comparison of DOS versus electron energy (relative to the band edge) between  $\text{In}_2\text{O}_3$  and Si.  $\text{In}_2\text{O}_3$  presents a much lower DOS such that, for a given carrier density, electrons in  $\text{In}_2\text{O}_3$  have much higher energy than those in Si. (d) Ideal ballistic current versus electron concentration. At high concentrations,  $\text{In}_2\text{O}_3$  can carry significantly more current than Si. (e) Average (ballistic injection) velocity versus electron concentration in  $\text{In}_2\text{O}_3$  and Si.  $\text{In}_2\text{O}_3$  presents higher average velocity because of its lower DOS and higher band velocities. For panels (c) and (d), the properties of bulk  $\text{In}_2\text{O}_3$  and bulk Si are obtained assuming a thickness of 3.5 nm.

istics in Figure 1c for  $I_D$  and the Hall measurements in Figure 2c for  $n_{2D}$ , a high electron velocity in the range  $0.85\text{--}1.05 \times 10^7$  cm/s is obtained at high  $n_{2D}$  and shown in Figure 2e. This electron velocity might still be underestimated because nonideal effects, such as contact resistance, short channel effects, etc., are not considered, suggesting that the electron injection velocity in ALD  $\text{In}_2\text{O}_3$  transistors can be even higher. Such a high carrier density and velocity have contributed to a high  $I_{D,\text{max}}$  over 10 A/mm, which is significantly higher than those of other state-of-the-art semiconductor devices.

To elucidate the nature of the simultaneous existence of the high  $n_{2D}$  and high velocity in  $\text{In}_2\text{O}_3$ , density functional theory (DFT) calculations of the electronic properties were conducted (see the Methods section for details). Figure 3b shows the band structure of bulk  $\text{In}_2\text{O}_3$  and three  $\text{In}_2\text{O}_3$  2D slabs with thicknesses of 3.52, 1.98, and 0.95 nm; the corresponding atomic structures are presented in Figure 3a. In all cases, there is a single nearly isotropic conduction band located at the zone center, composed of mostly In s-orbital character, with effective masses of  $0.17 m_0$  (bulk),  $0.19 m_0$  (3.52 nm slab),  $0.23 m_0$  (1.98 nm slab), and  $0.30 m_0$  (0.95 nm slab). A key feature of the band structure is the absence of higher-energy secondary bands until well above 0.5 eV relative to the conduction band edge. Figure 3c shows the DOS of bulk  $\text{In}_2\text{O}_3$  with an assumed thickness of 3.5 nm, the three  $\text{In}_2\text{O}_3$  slabs, and for comparison bulk Si with an assumed thickness of 3.5 nm.  $\text{In}_2\text{O}_3$  displays a much smaller DOS than Si, due to its

lower effective mass and single conduction band (the DOS effective mass of bulk  $\text{In}_2\text{O}_3$  is  $0.17 m_0$  compared to  $1.06 m_0$  for bulk Si). Thus, for a given  $n_{2D}$ , the Fermi level is located deeper inside the conduction band of  $\text{In}_2\text{O}_3$  compared to Si. For example, a carrier density of  $5 \times 10^{13}$  /cm<sup>2</sup> corresponds to a Fermi level of roughly 0.5 and 0.1 eV above the band edge for bulk  $\text{In}_2\text{O}_3$  and Si, respectively, as seen in Figure S10 in the Supporting Information. Moreover, from Figure S10, one finds that the smaller effective mass of  $\text{In}_2\text{O}_3$  results in a higher average band velocity at a given energy. From the DFT band structure, the ideal ballistic current is computed versus  $n_{2D}$  and shown in Figure 3d. This current represents an ideal upper limit for a short-channel device in which transport is ballistic, the current is controlled by injection from the source contact only ( $V_{DS} \gg k_B T/q$ ), and there is no potential barrier. With  $\text{In}_2\text{O}_3$ , the minimum carrier concentration needed to achieve a current of 10 A/mm is  $2 \times 10^{13}$  /cm<sup>2</sup>, while with Si, a carrier concentration near  $5 \times 10^{13}$  /cm<sup>2</sup> is required. To understand why  $\text{In}_2\text{O}_3$  can carry a larger current than Si, the ballistic injection velocity is obtained from the ratio of the ideal ballistic current over the charge density, which is plotted in Figure 3e. The velocities of  $\text{In}_2\text{O}_3$  are significantly higher than Si, particularly for large  $n_{2D}$ . For  $5 \times 10^{13}$  /cm<sup>2</sup>,  $\text{In}_2\text{O}_3$  shows velocities ranging from  $3.4 \times 10^7$  cm/s (0.95 nm slab) to  $3.7 \times 10^7$  cm/s (1.98 and 3.52 nm slabs) compared to  $1.4 \times 10^7$  cm/s with Si. The origin of this 2–3 times velocity enhancement is traced back to  $\text{In}_2\text{O}_3$  having a single conduction band with



**Figure 4.** Benchmarking of ALD  $\text{In}_2\text{O}_3$  with other semiconductor materials. Comparison of (a)  $I_{D,\text{max}}$  and (b)  $g_{m,\text{max}}$  versus channel length characteristics with other high-performance semiconductor materials and graphene. Transistors with ALD  $\text{In}_2\text{O}_3$  demonstrate the largest  $I_D$  and  $g_m$  compared to all known semiconductors with a planar structure due to the high carrier density and high velocity.

relatively low effective mass, leading to a combination of higher band velocities and a Fermi level located deep in the band where electrons sample higher energy states.  $\text{In}_2\text{O}_3$  also benefits from its secondary bands being high enough in energy to not play a significant role in transport, which would otherwise lower the average electron velocity and energy. The difference in velocity between experiments and the DFT calculations primarily comes from the fact that the simulation is based on single-crystal  $\text{In}_2\text{O}_3$  and perfect ballistic transport.

Therefore, the two major contributors to the high  $I_{D,\text{max}}$  in ALD  $\text{In}_2\text{O}_3$  transistors are high carrier density and high velocity, with the former originating from the high-quality oxide/oxide interface and a metal-like CNL alignment and the latter arising from the low DOS and high-carrier-induced velocity enhancement. Moreover, the ALD  $\text{In}_2\text{O}_3$  transistors are aided by low contact resistances and the wide bandgap of  $\text{In}_2\text{O}_3$  for laterally scaled channel lengths. The above first-principles calculations are based on a single crystal structure. The crystal structure of the experimental devices is confirmed to be polycrystalline. As shown in the TEM cross-sectional image and X-ray diffraction (XRD) data in Figure S11 in the Supporting Information, unannealed ALD  $\text{In}_2\text{O}_3$  is amorphous, while annealed ALD  $\text{In}_2\text{O}_3$  at 275 °C in  $\text{O}_2$  for 60 s, the same process condition for device fabrication, is polycrystalline. It would be natural to assume that the charge transport has much more scatterings in the polycrystalline boundaries and that carrier mobility (velocity) might be reduced significantly. However, our DFT calculations on polycrystalline  $\text{In}_2\text{O}_3$  reveals that there is a possible mobility enhancement effect such that polycrystalline and single crystalline  $\text{In}_2\text{O}_3$  could have similar charge transport behavior and comparable electron mobility and velocity, as supported by Figure S12 in the Supporting Information.

Parts a and b of Figure 4 present the benchmark of  $I_{D,\text{max}}$  and  $g_m$  versus channel length of selected high performance-semiconductor devices with different channel materials. ALD  $\text{In}_2\text{O}_3$  displays an  $I_{D,\text{max}}$  that is 2–3 times better than the best-reported transistors with different channel materials, including Si, InGaAs, GaN, graphene, etc., and also demonstrates the best  $g_m$  compared to all other semiconductor materials with a planar device structure, due to the simultaneous high carrier density and high velocity. Data used in this work are

summarized in Table S1 in the Supporting Information.<sup>2,3,8,11,20–30</sup>

## CONCLUSIONS

In summary, an ALD  $\text{In}_2\text{O}_3$  transistor with a record high  $I_{D,\text{max}}$  exceeding 10 A/mm is reported, which, even achieved in planar structure, is 2–3 times higher than that of other known semiconductor devices. It is found experimentally and theoretically that high carrier densities, resulted from the high-quality oxide/oxide interface and a metal-like CNL alignment, and high carrier velocities, originating from the low DOS and high-carrier-induced velocity enhancement from a low effective mass and a single conduction band, are the two major contributors to the high  $I_{D,\text{max}}$  in ALD  $\text{In}_2\text{O}_3$  transistors. Hall,  $I$ – $V$ , and split  $C$ – $V$  measurements at room temperature confirm a simultaneous high carrier density of up to  $6$ – $8 \times 10^{13}$  / $\text{cm}^2$  and a high velocity of about  $10^7$  cm/s, which is well-supported by density functional theory (DFT) calculations.

## METHODS

**Device Fabrication.** The device fabrication process started with solvent cleaning of the p+ Si substrate with thermally grown 90 nm  $\text{SiO}_2$ . A bilayer lift-off process was then adopted for the sharp lift-off of 30 nm Ni buried metal gates formed by e-beam evaporation, utilizing photoresist PMGI SF9 + AZ1518 stack, patterned by Heidelberg MLA150 Maskless Aligner. This step is critical to avoid sidewall metal coverage and to enable a high-quality ultrascaled ALD gate dielectric and semiconducting channel.  $\text{HfO}_2$  of 3.0 nm as a gate dielectric was grown by ALD at 200 °C using  $[(\text{CH}_3)_2\text{N}]_4\text{Hf}$  (TDMAHf) and  $\text{H}_2\text{O}$  as Hf and O precursors, respectively. Then,  $\text{In}_2\text{O}_3$  thin films with various thicknesses were grown by ALD at 225 °C using  $(\text{CH}_3)_3\text{In}$  (TMIn) and  $\text{H}_2\text{O}$  as In and O precursors, respectively.  $\text{N}_2$  is used as the carrier gas at a flow rate of 40 sccm. The base pressures are 169 and 437 mTorr at a  $\text{N}_2$  flow rate of 0 and 40 sccm, respectively. Concentrated hydrochloric acid was applied for channel isolation. S/D ohmic contacts were formed by e-beam evaporation of 30 nm Ni in two steps to avoid the difficulty of the sub 10 nm lift-off process, as employed before. A two-step e-beam lithography process was performed by the formation of first the source electrode and then the drain electrode, utilizing diluted e-beam resist AR-P 6200 (2.5%), patterned by a JEOL JBX-8100FS E-Beam Writer. Then, inductively coupled plasma (ICP) dry etching using  $\text{BCl}_3/\text{Ar}$  plasma was applied to define the channel width accurately. The

devices were annealed in O<sub>2</sub> at 275 °C for 1 min to improve the performance.

**Material Characterization.** The cross-sectional TEM specimens were fabricated by focused ion beam (FIB) using a FEI Helios G4 UX dual beam scanning electron microscope (SEM). Before FIB milling, a platinum (Pt) layer was deposited to protect the surface from ion damage. To remove FIB induced damages, the TEM samples were ion polished using a low current (27 pA) at a low voltage (2 keV) multiple times during the final steps.

Transmission electron microscopy (TEM) analyses and energy-dispersive X-ray spectroscopy (EDX) element mapping were carried out on a Thermo-Fischer FEI Talos 200X TEM microscope operated at 200 kV equipped with a high-angle annular dark field (HAADF) detector and SuperX EDS with four silicon drift detectors. All the EDX maps were captured under the drift correction mode.

**Device Characterization.** The DC characterization is performed using a B1500A semiconductor device analyzer. The pulse characterization is performed using a B1530A waveform generator/fast measurement unit (WGFMU). The device is grounded at the source, while the drain and gate are connected to two channels of the WGFMU via remote sense/switch units (RSU). A waveform with a pulse delay time (PD) of 2 μs, a rise time (RT) of 60 ns, a pulse width (PW) of 90 ns, and a fall time (FT) of 60 ns is adopted to maximize device reliability while minimizing pulse-induced AC response during measurements. Two channels carry the waveform simultaneously with a chronological difference of less than 1 ns, confirmed with TDS5000 digital phosphor oscilloscopes. Data is collected during an averaging time (AT) of 50 ns after a measurement delay (MD) of 2.1 μs to wait for the signal to stabilize. No bias is applied at each channel during the pulse interval to dissipate generated heat. During output characterization, the amplitude of the V<sub>DS</sub> pulse increases in 100 mV steps while the amplitude of the V<sub>GS</sub> pulse remains constant. During transfer characterization, the amplitude of the V<sub>DS</sub> pulse increases in 50 mV steps while the amplitude of the V<sub>GS</sub> pulse remains constant. The transfer data is spliced with the on-state data from the pulse characterization while the off-state data comes from the DC characterization, due to the limited signal sensing range of the B1530A WGFMU in the high-current mode (100 μA–10 mA) and the relatively low resolution of the RSUs.

Pulse characterization is critical to alleviate severe self-heating-induced burning and minimize time-dependent dielectric breakdown of the ultrathin gate insulator. The pulse data is in line with the DC data in the low-power range. While DC characterization inevitably causes severe self-heating and consequential device failure, pulse characterization enables repeatable measurements. The details of pulsed *I*–*V* measurements and the impact of self-heating effects are shown in Figure S13 in the Supporting Information. All the electrical tests are performed in a standard probe station with a N<sub>2</sub> flow unless stated otherwise.

**Theoretical and Computational Details.** The density functional theory (DFT) calculations were carried out using the Quantum Espresso (QE) code.<sup>31,32</sup> Optimized norm-conserving Vanderbilt pseudopotentials<sup>31</sup> and the Perdew–Burke–Ernzerhof (PBE)<sup>33,34</sup> exchange–correlation were adopted. A kinetic energy cutoff of 140 Ry and a Monkhorst–Pack<sup>35</sup> Brillouin zone sampling of 6 × 6 × 6 for bulk (primitive cell) In<sub>2</sub>O<sub>3</sub> and 3 × 3 × 1 for the 2D slabs of In<sub>2</sub>O<sub>3</sub> were used. Crystalline In<sub>2</sub>O<sub>3</sub> is body-centered cubic with 40 atoms in the primitive cell.<sup>36</sup> The 80-atom conventional cubic cell was used to generate the 0.95 nm In<sub>2</sub>O<sub>3</sub> slab. The indium layer at the boundary of the cell was removed, and the top and bottom oxygen layers were passivated with hydrogen atoms (one hydrogen per oxygen). The same process was used to generate the 1.98 nm slab but starting with a 1 × 1 × 2 supercell of the bulk cubic cell. A vacuum layer of 25 Å was added to both slabs. With bulk silicon, an energy cutoff of 120 Ry and a Brillouin zone sampling of 16 × 16 × 16 (primitive cell) were employed. All atoms and lattice vectors were fully relaxed, with energies and forces converged to 10<sup>−5</sup> Ry and 10<sup>−4</sup> Ry/Bohr, respectively. Spin–orbit coupling was not included.<sup>37</sup> The optimized lattice constant of bulk In<sub>2</sub>O<sub>3</sub> is 10.30 Å, which is consistent with other studies.<sup>36–39</sup> The in-plane lattice constants for the 1.98 nm slab

are 10.28 and 10.32 Å and those for the 0.95 nm slab are 10.26 and 10.36 Å. Bulk Si has an optimized lattice constant of 5.47 Å, which is close to the measured value of 5.43 Å.<sup>38</sup> The calculated band gaps for bulk In<sub>2</sub>O<sub>3</sub>, the 1.98 nm slab, the 0.95 nm slab, and bulk Si are 0.94, 1.27, 1.88, and 0.61 eV, respectively. The band gaps of bulk In<sub>2</sub>O<sub>3</sub> and Si are below the experimental values of 2.7–3.25 eV<sup>39,41–44</sup> and 1.12 eV;<sup>45</sup> however, this study focuses only the conduction states. The effective mass of bulk In<sub>2</sub>O<sub>3</sub>, equal to 0.17 m<sub>0</sub>, is consistent with some reported values.<sup>38–40,46–48</sup>

The Wannier code<sup>49</sup> was employed to generate maximally localized Wannier functions, which were used to calculate electron energies and velocities on the following *k*-grids: 200 × 200 × 200 for bulk In<sub>2</sub>O<sub>3</sub> and bulk Si and 200 × 200 × 1 for the In<sub>2</sub>O<sub>3</sub> slabs. Calculated quantities include the density of states (DOS),  $D(E) = 2 \sum_{k,n} \delta(E - E_{k,n})/\Omega$ , the distribution of modes (DOM),  $M(E) = (h/2) \sum_{k,n} |v_x(k, n)| \delta(E - E_{k,n})/\Omega$ , and the average velocity along the transport direction (the *x*-direction),  $v_x^+(E) = \sum_{k,n} |v_x(k, n)| \delta(E - E_{k,n}) / \sum_{k,n} \delta(E - E_{k,n})$ ,<sup>50</sup> where  $E_{k,n}$  are the electron eigen-energies for a given wavevector *k* and band index *n*, and  $v_x(k) = (1/\hbar) \partial E_k / \partial k_x$ . The carrier concentration and ideal ballistic current are calculated using

$$n_{2D} = (1/2) \int_{E_c}^{\infty} D(E) f_0(E, E_F) dE \quad \text{and} \quad I_{ball} = (2q/h) \int_{E_c}^{\infty} M(E) f_0(E, E_F) dE, \quad (1)$$

where  $f_0(E, E_F)$  is the Fermi–Dirac distribution and  $E_F$  is the Fermi energy (the factor of 2 in  $n_{2D}$  accounts for only half the states being occupied in an ideal ballistic device<sup>52</sup>). The ballistic injection velocity is obtained from  $v_{inj} = I_{ball}/(qn_{2D})$ . From the experimental Hall data, the average mean free path for backscattering is fitted by (1) finding the location of the Fermi level for which the calculated and measured  $n_{2D}$  are the same, (2) calculating the average distribution of modes at that Fermi level,  $\langle M \rangle = \int_{E_c}^{\infty} M(E) [-\partial f_0 / \partial E] dE$ , and (3) obtaining the average mean free path for backscattering using the relation  $\langle \lambda \rangle = (h/2q) n_{2D} \mu_{Hall} / \langle M \rangle$ .

## ASSOCIATED CONTENT

### Supporting Information

The Supporting Information is available free of charge at <https://pubs.acs.org/doi/10.1021/acsnano.2c10383>.

Figures of SEM and TEM images, performance of ALD In<sub>2</sub>O<sub>3</sub> transistors, *I<sub>D</sub>*–*V<sub>GS</sub>* characteristics of an ALD In<sub>2</sub>O<sub>3</sub> transistor, reliability characterization of short-channel In<sub>2</sub>O<sub>3</sub> transistors, calculated mean free path and capacitance of In<sub>2</sub>O<sub>3</sub>, split *C*–*V* measurements, electronic properties of In<sub>2</sub>O<sub>3</sub> and Si from DFT, PXRD spectrum, crystal structures, charge transport modelling in ALD In<sub>2</sub>O<sub>3</sub> polycrystalline films, schematic diagram of the pulsed *I*–*V* measurement setup, and DC measurement and table of performance of representative devices with different semiconductor materials (PDF)

## AUTHOR INFORMATION

### Corresponding Authors

Jesse Maassen – Department of Physics and Atmospheric Science, Dalhousie University, Halifax, Nova Scotia B3H 4R2, Canada; Email: [jmaassen@dal.ca](mailto:jmaassen@dal.ca)

Peide D. Ye – Elmore Family School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States; [orcid.org/0000-0001-8466-9745](https://orcid.org/0000-0001-8466-9745); Email: [yep@purdue.edu](mailto:yep@purdue.edu)

## Authors

**Zehao Lin** – Elmore Family School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

**Mengwei Si** – Elmore Family School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States; [orcid.org/0000-0003-0397-7741](https://orcid.org/0000-0003-0397-7741)

**Vahid Askarpour** – Department of Physics and Atmospheric Science, Dalhousie University, Halifax, Nova Scotia B3H 4R2, Canada

**Chang Niu** – Elmore Family School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States; [orcid.org/0000-0003-3175-7164](https://orcid.org/0000-0003-3175-7164)

**Adam Charnas** – Elmore Family School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

**Zhongxia Shang** – School of Materials Engineering, Purdue University, West Lafayette, Indiana 47907, United States

**Yizhi Zhang** – School of Materials Engineering, Purdue University, West Lafayette, Indiana 47907, United States

**Yaoqiao Hu** – Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, Texas 75080, United States; [orcid.org/0000-0002-0701-1613](https://orcid.org/0000-0002-0701-1613)

**Zhuocheng Zhang** – Elmore Family School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

**Pai-Ying Liao** – Elmore Family School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

**Kyeongjae Cho** – Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, Texas 75080, United States; [orcid.org/0000-0003-2698-7774](https://orcid.org/0000-0003-2698-7774)

**Haiyan Wang** – School of Materials Engineering, Purdue University, West Lafayette, Indiana 47907, United States; [orcid.org/0000-0002-7397-1209](https://orcid.org/0000-0002-7397-1209)

**Mark Lundstrom** – Elmore Family School of Electrical and Computer Engineering and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, United States

Complete contact information is available at:  
<https://pubs.acs.org/10.1021/acsnano.2c10383>

## Author Contributions

P.D.Y. conceived the idea and proposed research. M.S. and Z.L. developed the ALD  $\text{In}_2\text{O}_3$  thin film deposition and device fabrication process. Z.L. did the device fabrication, electrical measurements, and analysis on thickness and EOT scaling of ALD  $\text{In}_2\text{O}_3$  devices. A.C. did the split C–V measurements and carried out XRD characterization. V.A. and J.M. performed the first-principles calculations and analysis. Y.H. and K.C. provided the mobility model on poly crystal. M.L. provided insights on ballistic transistors and understanding of device physics. Z.S., Y.Z., and Z.L. performed the STEM and EDX measurements. M.S., Z.L., V.A., J.M., and P.D.Y. cowrote the manuscript, and all authors commented on it.

## Notes

A version of this manuscript was published on the preprint server arXiv as the following: Lin, Z.; Si, M.; Askarpour, V.; Niu, C.; Charnas, A.; Shang, Z.; Zhang, Y.; Hu, Y.; Zhang, Z.; Liao, P.-Y.; Cho, K.; Wang, H.; Lundstrom, M.; Maassen, J.; Ye, P. D. A Nanometer-Thick Oxide Semiconductor Transistor with Ultra-High Drain Current. 2022, 2205.00357. [arXiv.org, https://arxiv.org/abs/2205.00357](https://arxiv.org/abs/2205.00357) (accessed 2022-04-30).

The authors declare no competing financial interest.

## ACKNOWLEDGMENTS

The authors would like to thank V. Askarpour and J. Maassen for DFT calculation support and M. Lundstrom for valuable discussion. The authors would like to thank Z. Shang, Y. Zhang, and H. Wang for the technical support on TEM imaging. The authors also thank Y. Hu and K. Cho for material modeling. This work was supported in part by the Semiconductor Research Corporation (SRC) nCORE Innovative Materials and Processes for Accelerated Compute Technologies (IMPACT) Center, in part by the Air Force Office of Scientific Research (AFOSR), and in part by SRC/Defense Advanced Research Projects Agency (DARPA) Joint University Microelectronics Program (JUMP) Applications and Systems-driven Center for Energy Efficient integrated Nano Technologies (ASCENT) Center. V.A. and J.M. acknowledge support from NSERC and Compute Canada.

## REFERENCES

- (1) Lundstrom, M. Elementary Scattering Theory of the Si MOSFET. *IEEE Electron Device Lett.* **1997**, *18* (7), 361–363.
- (2) Shinohara, K.; Regan, D.; Corrion, A.; Brown, D.; Tang, Y.; Wong, J.; Candia, G.; Schmitz, A.; Fung, H.; Kim, S.; Micovic, M. Self-Aligned-Gate GaN-HEMTs with Heavily-Doped  $n^+$ -GaN Ohmic Contacts to 2DEG. In *2010 International Electron Devices Meeting (IEDM) Technical Digest*; Proceedings of 2010 International Electron Devices Meeting (IEDM), San Francisco, CA, December 6–8, 2010; IEEE: New York, 2010; pp 27.2.1–27.2.4.
- (3) Wu, Y. Q.; Farmer, D. B.; Valdes-Garcia, A.; Zhu, W. J.; Jenkins, K. A.; Dimitrakopoulos, C.; Avouris, Ph.; Lin, Y.-M. Record High RF Performance for Epitaxial Graphene Transistors. In *2011 International Electron Devices Meeting (IEDM) Technical Digest*; Proceedings of 2011 International Electron Devices Meeting (IEDM), Washington, DC, December 5–7, 2011; IEEE: New York, 2011; pp 23.8.1–23.8.3.
- (4) Ye, P. D. Main Determinants for III-V Metal-Oxide-Semiconductor Field-Effect Transistors (Invited). *Journal of Vacuum Science & Technology A* **2008**, *26* (4), 697–704.
- (5) Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-Temperature Fabrication of Transparent Flexible Thin-Film Transistors Using Amorphous Oxide Semiconductors. *Nature* **2004**, *432* (7016), 488–492.
- (6) Kamiya, T.; Hosono, H. Material Characteristics and Applications of Transparent Amorphous Oxide Semiconductors. *NPG Asia Mater.* **2010**, *2* (1), 15–22.
- (7) Nomura, K.; Takagi, A.; Kamiya, T.; Ohta, H.; Hirano, M.; Hosono, H. Amorphous Oxide Semiconductors for High-Performance Flexible Thin-Film Transistors. *Jpn. J. Appl. Phys.* **2006**, *45* (5S), 4303.
- (8) Li, S.; Tian, M.; Gao, Q.; Wang, M.; Li, T.; Hu, Q.; Li, X.; Wu, Y. Nanometre-Thin Indium Tin Oxide for Advanced High-Performance Electronics. *Nat. Mater.* **2019**, *18* (10), 1091–1097.
- (9) Samanta, S.; Han, K.; Sun, C.; Wang, C.; Thean, A. V.-Y.; Gong, X. Amorphous IGZO TFTs Featuring Extremely-Scaled Channel Thickness and 38 nm Channel Length: Achieving Record High  $G_{m,max}$  of 125  $\mu\text{S}/\mu\text{m}$  at  $V_{DS}$  of 1 V and  $I_{ON}$  of 350  $\mu\text{A}/\mu\text{m}$ . In *2020 Symposium on VLSI Technology Digest of Technical Papers*; Proceedings

of the 2020 IEEE Symposium on VLSI Technology, Honolulu, HI, June 16–19, 2020; IEEE: New York, 2020; TH2.3, pp 1–2.

(10) Chakraborty, W.; Grisafe, B.; Ye, H.; Lightcap, I.; Ni, K.; Datta, S. BEOL Compatible Dual-Gate Ultra Thin-Body W-Doped Indium-Oxide Transistor with  $I_{on} = 370 \mu A/\mu m$ ,  $SS = 73 mV/Dec$  and  $I_{on}/I_{off}$  Ratio  $> 4 \times 10^9$ . In *2020 Symposium on VLSI Technology Digest of Technical Papers*; Proceedings of the 2020 IEEE Symposium on VLSI Technology, Honolulu, HI, June 16–19, 2020; IEEE: New York, 2020; TH2.1, pp 1–2.

(11) Han, K.; Kong, Q.; Kang, Y.; Sun, C.; Wang, C.; Zhang, J.; Xu, H.; Samanta, S.; Zhou, J.; Wang, H.; Thean, A. V.-Y.; Gong, X. First Demonstration of Oxide Semiconductor Nanowire Transistors: A Novel Digital Etch Technique, IGZO Channel, Nanowire Width Down to 20 nm, and Ion Exceeding  $1300 \mu A/\mu m$ . In *2021 Symposium on VLSI Technology Digest of Technical Papers*; Proceedings of the 2021 IEEE Symposium on VLSI Technology, Kyoto, Japan, June 13–19, 2021; IEEE: New York, 2021; T10–1, pp 1–2.

(12) Si, M.; Andler, J.; Lyu, X.; Niu, C.; Datta, S.; Agrawal, R.; Ye, P. D. Indium-Tin-Oxide Transistors with One Nanometer Thick Channel and Ferroelectric Gating. *ACS Nano* **2020**, *14* (9), 11542–11547.

(13) Charnas, A.; Si, M.; Lin, Z.; Ye, P. D. Enhancement-Mode Atomic-Layer Thin  $In_2O_3$  Transistors with Maximum Current Exceeding 2 A/mm at Drain Voltage of 0.7 V Enabled by Oxygen Plasma Treatment. *Appl. Phys. Lett.* **2021**, *118* (5), 052107.

(14) Si, M.; Hu, Y.; Lin, Z.; Sun, X.; Charnas, A.; Zheng, D.; Lyu, X.; Wang, H.; Cho, K.; Ye, P. D. Why  $In_2O_3$  Can Make 0.7 nm Atomic Layer Thin Transistors. *Nano Lett.* **2021**, *21* (1), 500–506.

(15) Si, M.; Lin, Z.; Chen, Z.; Ye, P. D. First Demonstration of Atomic-Layer-Deposited BEOL-Compatible  $In_2O_3$  3D Fin Transistors and Integrated Circuits: High Mobility of  $113 cm^2/V\cdot s$ , Maximum Drain Current of  $2.5 \mu A/\mu m$  and Maximum Voltage Gain of 38 V/V in  $In_2O_3$  Inverter. In *2021 Symposium on VLSI Technology Digest of Technical Papers*; Proceedings of the 2021 IEEE Symposium on VLSI Technology, Kyoto, Japan, June 13–19, 2021; IEEE: New York, 2021; T2–4, pp 1–2.

(16) Si, M.; Lin, Z.; Charnas, A.; Ye, P. D. Scaled Atomic-Layer-Deposited Indium Oxide Nanometer Transistors with Maximum Drain Current Exceeding 2 A/mm at Drain Voltage of 0.7 V. *IEEE Electron Device Lett.* **2021**, *42* (2), 184–187.

(17) Si, M.; Lin, Z.; Chen, Z.; Sun, X.; Wang, H.; Ye, P. D. Scaled Indium Oxide Transistors Fabricated Using Atomic Layer Deposition. *Nat. Electron.* **2022**, *5* (3), 164–170.

(18) Zhang, Z.; Lin, Z.; Liao, P.-Y.; Askarpour, V.; Dou, H.; Shang, Z.; Charnas, A.; Si, M.; Alajlouni, S.; Shakouri, A.; Wang, H.; Lundstrom, M.; Maassen, J.; Ye, P. D. A Gate-All-Around  $In_2O_3$  Nanoribbon FET With Near  $20 mA/\mu m$  Drain Current. *IEEE Electron Device Lett.* **2022**, *43* (11), 1905–1908.

(19) Liao, P.-Y.; Alajlouni, S.; Si, M.; Zhang, Z.; Lin, Z.; Noh, J.; Wilk, C.; Shakouri, A.; Ye, P. D. Thermal Studies of BEOL-Compatible Top-Gated Atomically Thin ALD  $In_2O_3$  FETs. In *2022 Symposium on VLSI Circuit and Technology Digest of Technical Papers*; Proceedings of the 2022 IEEE Symposium on VLSI Technology and Circuits, Honolulu, HI, June 13–17, 2022; IEEE: New York, 2022; pp 322–323.

(20) Liao, L.; Lin, Y.-C.; Bao, M.; Cheng, R.; Bai, J.; Liu, Y.; Qu, Y.; Wang, K. L.; Huang, Y.; Duan, X. High-Speed Graphene Transistors with a Self-Aligned Nanowire Gate. *Nature* **2010**, *467* (7313), 305–308.

(21) Han, S.-J.; Jenkins, K. A.; Valdes Garcia, A.; Franklin, A. D.; Bol, A. A.; Haensch, W. High-Frequency Graphene Voltage Amplifier. *Nano Lett.* **2011**, *11* (9), 3690–3693.

(22) Li, S.; Gu, C.; Li, X.; Huang, R.; Wu, Y. 10-nm Channel Length Indium-Tin-Oxide Transistors with  $I_{on} = 1860 \mu A/\mu m$ ,  $G_m = 1050 \mu S/\mu m$  at  $V_{ds} = 1 V$  with BEOL Compatibility. In *2020 International Electron Devices Meeting (IEDM) Technical Digest*; Proceedings of 2020 International Electron Devices Meeting (IEDM), San Francisco, CA, December 12–18, 2020; IEEE: New York, 2020; pp 40.5.1–40.5.4.

(23) Hickman, A.; Chaudhuri, R.; Li, L.; Nomoto, K.; Bader, S. J.; Hwang, J. C. M.; Xing, H. G.; Jena, D. First RF Power Operation of AlN/GaN/AlN HEMTs With  $> 3 A/mm$  and  $3 W/mm$  at 10 GHz. *IEEE Journal of the Electron Devices Society* **2021**, *9*, 121–124.

(24) Tang, Y.; Shinohara, K.; Regan, D.; Corrion, A.; Brown, D.; Wong, J.; Schmitz, A.; Fung, H.; Kim, S.; Micovic, M. Ultrahigh-Speed GaN High-Electron-Mobility Transistors With  $f_T/f_{max}$  of 454/444 GHz. *IEEE Electron Device Lett.* **2015**, *36* (6), 549–551.

(25) Qi, M.; Li, G.; Ganguly, S.; Zhao, P.; Yan, X.; Verma, J.; Song, B.; Zhu, M.; Nomoto, K.; Xing, H.; Jena, D. Strained GaN Quantum-Well FETs on Single Crystal Bulk AlN Substrates. *Appl. Phys. Lett.* **2017**, *110* (6), 063501.

(26) Yonai, Y.; Kanazawa, T.; Ikeda, S.; Miyamoto, Y. High Drain Current ( $> 2 A/mm$ ) InGaAs Channel MOSFET at  $V_D = 0.5 V$  with Shrinkage of Channel Length by InP Anisotropic Etching. In *2011 International Electron Devices Meeting (IEDM) Technical Digest*; Proceedings of 2011 International Electron Devices Meeting (IEDM), Washington, DC, December 5–7, 2011; IEEE: New York, 2011; pp 13.3.1–13.3.4.

(27) Jo, H.-B.; Baek, J.-M.; Yun, D.-Y.; Son, S.-W.; Lee, J.-H.; Kim, T.-W.; Kim, D.-H.; Tsutsumi, T.; Sugiyama, H.; Matsuzaki, H.  $L_g = 87 nm$  InAlAs/InGaAs High-Electron-Mobility Transistors with a  $g_{m,max}$  of 3 S/mm and  $f_T$  of 559 GHz. *IEEE Electron Device Lett.* **2018**, *39* (11), 1640–1643.

(28) Lin, J.; Cai, X.; Wu, Y.; Antoniadis, D. A.; del Alamo, J. A. Record Maximum Transconductance of  $3.45 mS/\mu m$  for III-V FETs. *IEEE Electron Device Lett.* **2016**, *37* (4), 381–384.

(29) Zhou, X.; Li, Q.; Tang, C. W.; Lau, K. M. Inverted-Type InGaAs Metal-Oxide-Semiconductor High-Electron-Mobility Transistor on Si Substrate with Maximum Drain Current Exceeding 2 A/mm. *Appl. Phys. Express* **2012**, *5* (10), 104201.

(30) Moon, J. S.; Curtis, D.; Hu, M.; Wong, D.; McGuire, C.; Campbell, P. M.; Jernigan, G.; Tedesco, J. L.; VanMil, B.; Myers-Ward, R.; Eddy, C.; Gaskill, D. K. Epitaxial-Graphene RF Field-Effect Transistors on Si-Face 6H-SiC Substrates. *IEEE Electron Device Lett.* **2009**, *30* (6), 650–652.

(31) Giannozzi, P.; Andreussi, O.; Brumme, T.; Bunau, O.; Nardelli, M. B.; Calandra, M.; Car, R.; Cavazzoni, C.; Ceresoli, D.; Cococcioni, M.; Colonna, N.; Carnimeo, I.; Corso, A. D.; Gironcoli, S. de; Delugas, P.; DiStasio, R. A.; Ferretti, A.; Floris, A.; Fratesi, G.; Fugallo, G.; Gebauer, R.; Gerstmann, U.; Giustino, F.; Gorni, T.; Jia, J.; Kawamura, M.; Ko, H.-Y.; Kokalj, A.; Küçükbenli, E.; Lazzeri, M.; Marsili, M.; Marzari, N.; Mauri, F.; Nguyen, N. L.; Nguyen, H.-V.; Otero-de-la-Roza, A.; Paulatto, L.; Poncè, S.; Rocca, D.; Sabatini, R.; Santra, B.; Schlipf, M.; Seitsonen, A. P.; Smogunov, A.; Timrov, I.; Thonhauser, T.; Umari, P.; Vast, N.; Wu, X.; Baroni, S. Advanced Capabilities for Materials Modelling with Quantum ESPRESSO. *J. Phys.: Condens. Matter* **2017**, *29* (46), 465901.

(32) Giannozzi, P.; Baroni, S.; Bonini, N.; Calandra, M.; Car, R.; Cavazzoni, C.; Ceresoli, D.; Chiarotti, G. L.; Cococcioni, M.; Dabo, I.; Corso, A. D.; Gironcoli, S. de; Fabris, S.; Fratesi, G.; Gebauer, R.; Gerstmann, U.; Gougoussis, C.; Kokalj, A.; Lazzeri, M.; Martin-Samos, L.; Marzari, N.; Mauri, F.; Mazzarello, R.; Paolini, S.; Pasquarello, A.; Paulatto, L.; Sbraccia, C.; Scandolo, S.; Sclauzero, G.; Seitsonen, A. P.; Smogunov, A.; Umari, P.; Wentzcovitch, R. M. QUANTUM ESPRESSO: A Modular and Open-Source Software Project for Quantum Simulations of Materials. *J. Phys.: Condens. Matter* **2009**, *21* (39), 395502.

(33) Hamann, D. R. Optimized Norm-Conserving Vanderbilt Pseudopotentials. *Phys. Rev. B* **2013**, *88* (8), 085117.

(34) Perdew, J. P.; Burke, K.; Ernzerhof, M. Generalized Gradient Approximation Made Simple. *Phys. Rev. Lett.* **1996**, *77* (18), 3865–3868.

(35) Monkhorst, H. J.; Pack, J. D. Special Points for Brillouin-Zone Integrations. *Phys. Rev. B* **1976**, *13* (12), 5188–5192.

(36) Marezio, M. Refinement of the Crystal Structure of  $In_2O_3$  at Two Wavelengths. *Acta Crystallogr.* **1966**, *20* (6), 723–728.

- (37) Erhart, P.; Klein, A.; Egdell, R. G.; Albe, K. Band Structure of Indium Oxide: Indirect versus Direct Band Gap. *Phys. Rev. B* **2007**, *75* (15), 153205.
- (38) Karazhanov, S. Zh.; Ravindran, P.; Vajeeston, P.; Ulyashin, A.; Finstad, T. G.; Fjellvåg, H. Phase Stability, Electronic Structure, and Optical Properties of Indium Oxide Polytypes. *Phys. Rev. B* **2007**, *76* (7), 075129.
- (39) de Boer, T.; Bekheet, M. F.; Gurlo, A.; Riedel, R.; Moewes, A. Band Gap and Electronic Structure of Cubic, Rhombohedral, and Orthorhombic In<sub>2</sub>O<sub>3</sub> Polymorphs: Experiment and Theory. *Phys. Rev. B* **2016**, *93* (15), 155205.
- (40) Okada, Y.; Tokumaru, Y. Precise Determination of Lattice Parameter and Thermal Expansion Coefficient of Silicon between 300 and 1500 K. *J. Appl. Phys.* **1984**, *56* (2), 314–320.
- (41) King, P. D. C.; Veal, T. D.; Fuchs, F.; Wang, Ch. Y.; Payne, D. J.; Bourlange, A.; Zhang, H.; Bell, G. R.; Cimalla, V.; Ambacher, O.; Egdell, R. G.; Bechstedt, F.; McConville, C. F. Band Gap, Electronic Structure, and Surface Electron Accumulation of Cubic and Rhombohedral In<sub>2</sub>O<sub>3</sub>. *Phys. Rev. B* **2009**, *79* (20), 205211.
- (42) Scherer, V.; Janowitz, C.; Krapf, A.; Dwelk, H.; Braun, D.; Manzke, R. Transport and Angular Resolved Photoemission Measurements of the Electronic Properties of In<sub>2</sub>O<sub>3</sub> Bulk Single Crystals. *Appl. Phys. Lett.* **2012**, *100* (21), 212108.
- (43) Irmscher, K.; Naumann, M.; Pietsch, M.; Galazka, Z.; Uecker, R.; Schulz, T.; Schewski, R.; Albrecht, M.; Fornari, R. On the Nature and Temperature Dependence of the Fundamental Band Gap of In<sub>2</sub>O<sub>3</sub>. *physica status solidi (a)* **2014**, *211* (1), 54–58.
- (44) Braun, D.; Scherer, V.; Janowitz, C.; Galazka, Z.; Fornari, R.; Manzke, R. In-Gap States of In<sub>2</sub>O<sub>3</sub> Single Crystals Investigated by Scanning Tunneling Spectroscopy. *physica status solidi (a)* **2014**, *211* (1), 59–65.
- (45) Green, M. A. Intrinsic Concentration, Effective Densities of States, and Effective Mass in Silicon. *J. Appl. Phys.* **1990**, *67* (6), 2944–2954.
- (46) Fuchs, F.; Bechstedt, F. Indium-Oxide Polymorphs from First Principles: Quasiparticle Electronic States. *Phys. Rev. B* **2008**, *77* (15), 155107.
- (47) Sarmadian, N.; Saniz, R.; Partoens, B.; Lamoen, D.; Volety, K.; Huyberechts, G.; Paul, J. High Throughput First-Principles Calculations of Bixbyite Oxides for TCO Applications. *Phys. Chem. Chem. Phys.* **2014**, *16* (33), 17724–17733.
- (48) Feneberg, M.; Nixdorf, J.; Lidig, C.; Goldhahn, R.; Galazka, Z.; Bierwagen, O.; Speck, J. S. Many-Electron Effects on the Dielectric Function of Cubic In<sub>2</sub>O<sub>3</sub>: Effective Electron Mass, Band Non-parabolicity, Band Gap Renormalization, and Burstein-Moss Shift. *Phys. Rev. B* **2016**, *93* (4), 045203.
- (49) Mostofi, A. A.; Yates, J. R.; Pizzi, G.; Lee, Y.-S.; Souza, I.; Vanderbilt, D.; Marzari, N. An Updated Version of Wannier90: A Tool for Obtaining Maximally-Localized Wannier Functions. *Comput. Phys. Commun.* **2014**, *185* (8), 2309–2310.
- (50) Jeong, C.; Kim, R.; Luisier, M.; Datta, S.; Lundstrom, M. On Landauer versus Boltzmann and Full Band versus Effective Mass Evaluation of Thermoelectric Transport Coefficients. *J. Appl. Phys.* **2010**, *107* (2), 023707.
- (51) Kim, R.; Datta, S.; Lundstrom, M. S. Influence of Dimensionality on Thermoelectric Device Performance. *J. Appl. Phys.* **2009**, *105* (3), 034506.
- (52) Rahman, A.; Guo, J.; Datta, S.; Lundstrom, M. S. Theory of Ballistic Nanotransistors. *IEEE Trans. Electron Devices* **2003**, *50* (9), 1853–1864.

## Recommended by ACS

### High-Performance Thin-Film Transistor with Atomic Layer Deposition (ALD)-Derived Indium–Gallium Oxide Channel for Back-End-of-Line Compatible Transistor Applications...

Jae Seok Hur, Jae Kyeong Jeong, *et al.*

OCTOBER 19, 2022  
ACS APPLIED MATERIALS & INTERFACES

READ 

### High-Mobility Free-Standing InSb Nanoflags Grown on InP Nanowire Stems for Quantum Devices

Isha Verma, Lucia Sorba, *et al.*

MAY 26, 2021  
ACS APPLIED NANO MATERIALS

READ 

### Ultraviolet-Assisted Low-Thermal-Budget-Driven $\alpha$ -InGaZnO Thin Films for High-Performance Transistors and Logic Circuits

Yongchun Zhang, Wenjun Liu, *et al.*

MARCH 11, 2022  
ACS NANO

READ 

### Quasi-Self-Aligned Organic Thin-Film Transistors in Coplanar Top-Gate Configuration

Jörn Vahland, Hans Kleemann, *et al.*

OCTOBER 27, 2021  
ACS APPLIED ELECTRONIC MATERIALS

READ 

Get More Suggestions >