

# The Critical Role of Charge Balance on the Memory Characteristics of Ferroelectric Field-Effect Transistors

Mengwei Si<sup>ID</sup> and Peide D. Ye<sup>ID</sup>, *Fellow, IEEE*

**Abstract**—Ferroelectric field-effect transistors (Fe-FETs) with ferroelectric hafnium oxide (FE HfO<sub>2</sub>) as the gate insulator are being extensively explored as a promising device candidate for non-volatile memory application. FE HfO<sub>2</sub> exhibits long retention over ten years, high endurance over 10<sup>12</sup> cycles, high speed with subnanosecond polarization switching, and high remnant polarization of 10–30 μC/cm<sup>2</sup>. However, the performance of Fe-FETs is known to be much worse than FE HfO<sub>2</sub> capacitors, which is not completely understood. In this work, we developed a comprehensive Fe-FET model based on a charge balance framework. The role of charge balance and the impact of leakage-assist-switching mechanism on the memory characteristics of Fe-FETs with Metal/Ferroelectric/Dielectric/Semiconductor (M/FE/DE/S) gate-stack is studied. It is found that the ferroelectric/dielectric (FE/DE) interface and DE layer instead of FE layer is critical to determine the memory characteristics of Fe-FETs, and experimental Fe-FETs can be well explained by this model, where the discrepancy between FE capacitors and Fe-FETs are successfully understood.

**Index Terms**—Charge balance, ferroelectric field-effect transistor (Fe-FET), ferroelectric hafnium oxide (FE HfO<sub>2</sub>), ferroelectric/dielectric (FE/DE) stack,

## I. INTRODUCTION

FERROELECTRIC field-effect transistors (Fe-FETs) with ferroelectric hafnium oxide (FE HfO<sub>2</sub>) [1]–[7] as the gate insulator are being extensively explored as a promising device candidate for nonvolatile memory applications, such

Manuscript received July 22, 2021; accepted August 20, 2021. Date of publication September 3, 2021; date of current version September 22, 2021. This work was supported in part by the Semiconductor Research Corporation (SRC)/Defense Advanced Research Projects Agency (DARPA) Joint University Microelectronics Program (JUMP) Applications and Systems Driven Center for NanoTechnologies (ASCENT) Center and in part by the Air Force Office of Scientific Research. The review of this article was arranged by Editor N. Xu. (*Corresponding author: Peide D. Ye.*)

Mengwei Si was with the School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA, and also with the Birck Nanotechnology Center, Purdue University, West Lafayette, IN 47907 USA. He is now with the Department of Electronic Engineering, Shanghai Jiao Tong University, Shanghai 200240, China.

Peide D. Ye is with the School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907 USA, and also with the Birck Nanotechnology Center, Purdue University, West Lafayette, IN 47907 USA (e-mail: yep@purdue.edu).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TED.2021.3108441>.

Digital Object Identifier 10.1109/TED.2021.3108441

as 3-D NAND memory application [8]–[11] because of the one-transistor configuration. The emerging of such tremendous interest in FE HfO<sub>2</sub> based Fe-FETs is because of the discovery of complementary metal-oxide-semiconductor (CMOS) compatible ferroelectricity in Si-doped HfO<sub>2</sub>, hafnium zirconium oxide (HZO), and so on. First, the fabrication process of FE HfO<sub>2</sub> is fully CMOS compatible. Its process based on atomic layer deposition (ALD) also enables the capability for 3-D integration such as in the 3-D vertical NAND memory. Second, the thickness of FE HfO<sub>2</sub> can be scaled down to sub-5 nm [12]–[14], so that the operation voltage of FE HfO<sub>2</sub> devices can be as low as few volts, which is much smaller than flash memory devices. The lateral dimension of FE HfO<sub>2</sub> devices can also be scaled to advanced technology nodes due to the ultrathin thickness [5], [6]. Third and more importantly, FE HfO<sub>2</sub> has a large coercive field ( $E_C$ ) of ~1 MV/cm, which is about one–two orders of magnitude larger than conventional FE materials, such as strontium bismuth tantalite (SBT) or lead zirconium titanate (PZT), leading to a stronger immunity to depolarization effect, so that more than ten-year retention time is achieved on FE HfO<sub>2</sub> based Fe-FETs [3], [15], [16]. Such long retention characteristics have overcome the major obstacle of Fe-FETs based on conventional ferroelectric (FE) materials. In addition, the polarization switching time of FE HfO<sub>2</sub> can be as low as sub-1 ns [3], [17]–[22], which is limited by the lateral domain wall propagation, so that Fe-FETs operate faster in smaller devices, which also contribute the fast operation of ultrascaled and high-density FE HfO<sub>2</sub> Fe-FETs based FE memories.

High-performance FE HfO<sub>2</sub> based metal/FE/metal (M/FE/M) capacitors have been demonstrated with long retention over ten years [3], high endurance over 10<sup>12</sup> cycles [23], high speed with subnanosecond polarization switching [3], [17]–[22], and remnant polarization ( $P_R$ ) of 10–30 μC/cm<sup>2</sup> [14]. It is naturally expected that Fe-FET with FE HfO<sub>2</sub> as gate insulator would also have a long retention time, high endurance, and large memory window (MW) due to the long retention, high endurance, and high  $E_C$  and  $P_R$  from FE HfO<sub>2</sub>. However, FE HfO<sub>2</sub> based Fe-FETs usually cannot achieve the high memory performance predicted by the material properties of FE HfO<sub>2</sub>. In fact, endurance on the level of only 10<sup>6</sup> [5], [7], [17], or below is commonly observed on Fe-FETs with an FE




Fig. 1. (a) Charge and (b) potential distribution in M/FE/M capacitor in polarization down state with no external electric field. (c) Charge and (d) potential distribution in M/FE/M capacitor in polarization up state with no external electric field. The depolarization field is induced by the screening length in metal electrodes, which is usually negligible if FE layer is thick.

HfO<sub>2</sub> gate insulator. The MWs of Fe-FETs with an FE HfO<sub>2</sub> gate insulator from literature reports also have very large variations [24], something which is not fully understood. Therefore, the electron transport mechanisms in Fe-FETs and FE capacitors are fundamentally different. Some experimental evidence suggests the dielectric (DE) layer may be related to this phenomenon [25]. How to understand the discrepancy between FE capacitors and Fe-FETs and how to improve the MW and endurance of FE HfO<sub>2</sub> based Fe-FETs are crucial for FE HfO<sub>2</sub>-based FE memory applications.

It is well known that FE HfO<sub>2</sub> has a high  $P_R$  of about 10–30  $\mu\text{C}/\text{cm}^2$  [14], which is far above the maximum charge density that can be supported by conventional insulators or semiconductors. Such high  $P_R$  leads to the accumulation of interfacial charge at FE/DE interface in the gate-stack of a Fe-FET [26]–[29], thereby charge balance can be achieved. All memory characteristics of Fe-FETs, such as MW, retention, endurance, speed, etc., are related to this fundamental polarization switching mechanism [28]. However, in the understanding and modeling of Fe-FETs, the charge accumulation at FE/DE interface is commonly ignored. In this work, we developed a comprehensive Fe-FET model based on this charge balance framework. The impact of charge balance and the leakage-assist-switching mechanism on the memory characteristics of Fe-FETs with Metal/FE/DE/Semiconductor (M/FE/DE/S) gate-stack is studied. It is found that the FE/DE interface and DE layer are critical to determining the memory characteristics of Fe-FETs, and experimental Fe-FETs can be well explained by this model. The new insights in this model can successfully understand the discrepancy between FE capacitors and Fe-FETs.

## II. DIFFERENCE BETWEEN FE CAPACITORS AND FE-FETs

The different electron transport mechanisms in Fe-FETs and FE capacitors are because of the different structures. FE capacitors discussed here have an M/FE/M structure as

shown in Fig. 1. Fe-FETs have a transistor structure, where a DE layer, such as SiO<sub>2</sub>, is usually necessary to improve the interface quality, as shown in Fig. 2. The gate-stack here is M/FE/DE/S structure. In an M/FE/M structure without an external electric field ( $E$ -field), the charge and potential distribution are determined by the FE polarization and the charge distribution on the metal electrode due to the existence of screening length, as shown in Fig. 1. The depolarization field ( $E_{\text{dep}}$ ) is the electric field across the FE layer [30]. In an ideal case,  $E_{\text{dep}}$  is small due to the highly conductive metal electrode, which is negligible if the FE layer is thick. In an M/FE/DE/S structure without an external electric field, the charge and potential distributions are determined by the FE polarization and voltage drop across the DE layer and band bending of the semiconductor. Voltage drop on metal electrode here is negligible compared to on DE layer and semiconductor. As a result,  $E_{\text{dep}}$  in a Fe-FET is much larger than  $E_{\text{dep}}$  in an FE capacitor. Therefore, the FE capacitor has much better retention characteristics than Fe-FETs. FE HfO<sub>2</sub> has a large  $E_C$  so that  $E_{\text{dep}}/E_C$  is relatively small [16] even considering the M/FE/DE/S structure, so that long retention characteristics over ten years can still be achieved on FE HfO<sub>2</sub> based Fe-FETs.

Remnant polarization charge density in FE HfO<sub>2</sub> is about 10–30  $\mu\text{C}/\text{cm}^2$ . For M/FE/M structure, such high charge density can be easily compensated by metal electrodes. However, on the M/FE/DE/S, charge balance conditions cannot be satisfied in the ideal case [24], [28]. First, the DE layer cannot support such high charge density without breakdown. For example, the charge density in Al<sub>2</sub>O<sub>3</sub> at a breakdown electric field is about 7  $\mu\text{C}/\text{cm}^2$ . Second, the maximum carrier density in common semiconductors is on the order of  $10^{13}/\text{cm}^2$ , corresponding to a charge density of 1.6  $\mu\text{C}/\text{cm}^2$ , which is far below the charge balance condition. In an ideal case without considering FE/DE interfacial charge, and because of the continuity of displacement field ( $D$ -field), the displacement field in FE layer ( $D_{\text{FE}}$ ) must be equal to the displacement field in DE layer ( $D_{\text{DE}}$ ), where

$$D_{\text{FE}} = P_{\text{FE}} + \epsilon_{\text{FE}} E_{\text{FE}} \quad (1)$$

$$D_{\text{DE}} = \epsilon_{\text{DE}} E_{\text{DE}}. \quad (2)$$

So that

$$P_{\text{FE}} + \epsilon_{\text{FE}} E_{\text{FE}} = \epsilon_{\text{DE}} E_{\text{DE}}. \quad (3)$$

Here,  $P_{\text{FE}}$  is the polarization induced by ferroelectricity,  $P_{\text{FE}} = P_R$  in full polarization condition.  $E_{\text{FE}}$  and  $E_{\text{DE}}$  are the electric fields across the FE layer and DE layer, respectively. Here, it is assumed for simplicity that there are no bulk traps so that  $D$ -fields and  $E$ -fields are uniform across FE or DE layer; the essential physics does not change if adding the impact of bulk traps. Using SiO<sub>2</sub> as DE layer and  $\epsilon_{\text{DE}} = 3.9$ ,  $E_{\text{DE}}$  can be estimated as about 30–90 MV/cm, which is far above the breakdown electric field ( $E_{\text{BD}}$ ) of SiO<sub>2</sub>. Therefore, to satisfy the charge balance condition, there must be charge injection to the FE/DE interface as interfacial charge ( $Q_{\text{FE/DE}}$ ) through a leakage-assist-switching mechanism during the FE polarization switching process in Fe-FET, as shown in




Fig. 2. (a) Charge distribution and (b) band diagram of M/FE/DE/S gate-stack in polarization down state with no external electric field. (c) Charge distribution and (d) band diagram of M/FE/DE/S gate-stack in polarization up state with no external electric field. The depolarization field is induced by the voltage drop across DE layer and band bending of semiconductor. In (a) and (c), black  $\pm$  represents the dielectric polarization charge, while blue  $\pm$  represents the FE polarization charge.

Fig. 2(a) and (c). Note that  $Q_{\text{FEDE}}$  contributes to the reduction of  $E_{\text{dep}}$  as will be discussed in greater detail in Section III, leading to the reduction of the voltage drop across FE, DE, and semiconductor layers as shown in Fig. 2(b) and (d). The continuity equation becomes

$$P_{\text{FE}} + \epsilon_{\text{FE}} E_{\text{FE}} = \epsilon_{\text{DE}} E_{\text{DE}} + Q_{\text{FEDE}}. \quad (4)$$

Thus,  $E_{\text{DE}}$  below  $E_{\text{BD}}$  can be achieved.

At DE and semiconductor interface, the continuity equation becomes

$$\epsilon_{\text{DE}} E_{\text{DE}} = Q_{\text{ch}} + Q_{\text{sc}} + Q_{\text{it}} \quad (5)$$

where  $Q_{\text{ch}}$  is the channel carrier density,  $Q_{\text{sc}}$  is the charge density in the space charge region, and  $Q_{\text{it}}$  is the interfacial charge at DE and semiconductor interface. Therefore, to obtain charge balance in Fe-FET in both polarization up and down states, we need both negative charges and positive charges, such as electrons and holes in the channel region for charge balance, which may result in partial polarization switching in the FE layer.

Therefore, the differences between FE capacitor and Fe-FETs are mainly because charge balance in Fe-FETs cannot be achieved without introducing nonideal interfacial charges.

### III. IMPACT OF CHARGE BALANCE ON FE-FET OPERATION

In Section II, the necessity of introducing  $Q_{\text{FEDE}}$  is discussed. In this section, we will further show by a simple derivation that the memory characteristics of Fe-FETs considering FE/DE interfacial charge are fundamentally different from without considering  $Q_{\text{FEDE}}$ . Memory characteristics such as MW, endurance, retention, etc., are determined by the DE layer instead of the FE layer as commonly understood.

#### A. Memory Window

The MW of a Fe-FET is defined as the threshold voltage ( $V_T$ ) difference between polarization up and polarization down

states. The threshold voltage of a Fe-FET without considering FE polarization ( $V_{T0}$ ) [31] is the same as conventional metal-oxide-semiconductor FET (MOSFET), which can be written as

$$V_{T0} = \Phi_{\text{ms}} + 2\Psi_B + \frac{\sqrt{4\epsilon_S q N_A \Psi_B}}{C_{\text{ox}}} \quad (6)$$

where  $\phi_{\text{ms}}$  is the work function difference between metal gate and semiconductor,  $\Psi_B$  is the Fermi level from intrinsic Fermi level,  $\epsilon_S$  is the dielectric constant of semiconductor,  $N_A$  is doping concentration,  $C_{\text{ox}}$  is the oxide capacitance,  $q$  is the elementary charge.  $C_{\text{ox}}$  is the capacitance of the FE layer ( $C_{\text{FE}}$ ) and the capacitance of the DE layer ( $C_{\text{DE}}$ ) connected in series.  $V_{T0}$  may also depend on the substrate voltage, channel thickness, etc., in a fully depleted device and other device structures, but is only used as a reference  $V_T$  and does not affect the derivation on the equations of memory characteristics.

If considering the FE polarization and FE/DE interfacial charge, the threshold voltage of a Fe-FET is

$$V_T = V_{T0} + \frac{P_{\text{FE}} - Q_{\text{FEDE}}}{C_{\text{FE}}}. \quad (7)$$

Here,  $P_{\text{FE}}$  is the FE polarization and is positive in polarization up state, which may not reach full polarization to  $P_R$ . The interfacial charge at FE/DE interface ( $Q_{\text{FEDE}}$ ) always has the same sign as  $P_{\text{FE}}$  due to a leakage-assist-switching mechanism. The derivation of (7) follows the same procedure as  $V_T$  with the impact of oxide fixed charge in [31]. Therefore, assuming a symmetric polarization switching, MW can be expressed as ( $P_{\text{FE}}$  here is the positive one)

$$\text{MW} = \frac{2(P_{\text{FE}} - Q_{\text{FEDE}})}{C_{\text{FE}}}. \quad (8)$$

In an ideal case without  $Q_{\text{FEDE}}$ , if  $P_{\text{FE}} = P_R$  and  $Q_{\text{FEDE}}$  is 0, and assuming the thickness of FE layer ( $t_{\text{FE}}$ ) is 10 nm with  $\epsilon_{\text{FE}}$  of 20 and  $P_R$  is 20  $\mu\text{C}/\text{cm}^2$ , MW of a typical FE HfO<sub>2</sub> based Fe-FET is expected to be 22 V, which is too large to be realistic. Therefore,  $Q_{\text{FEDE}}$  has to be introduced in the model of Fe-FET, which further confirms the validity of the leakage-assist-switching mechanism.

To properly determine the  $Q_{\text{FEDE}}$ , according to the continuity equation required by charge balance in (4),  $Q_{\text{FEDE}}$  can be approximately written as

$$Q_{\text{FEDE}} = -\epsilon_{\text{DE}} E_{\text{eff}} + P_{\text{FE}}. \quad (9)$$

Here, FE polarization is fairly assumed to be much larger than the DE components so that the DE components can be ignored.  $E_{\text{eff}}$  is the  $E_{\text{DE}}$  at sufficiently high gate bias when polarization switching is triggered.

According to the leakage assistant switching mechanism [28] in Fig. 3, the polarization switching process in an FE/DE capacitor or Fe-FET can be described as follows. Assuming initial FE polarization is up, to switch down the FE polarization, a high positive voltage is required. At this time,  $E_{\text{FE}}$  is above the coercive field ( $E_C$ ), so that the FE polarization switching starts. During this process, the switched polarization reaches a certain high value, so that  $E_{\text{DE}}$  is high enough that charge injection to FE/DE interface through DE






Fig. 3. Leakage-assist-switching in an FE/DE stack in polarization (a) down and (b) up states.

layer starts. This electric field is defined as  $E_{\text{eff}}$ . To fully switch the FE polarization (assuming  $P_R$  of  $10 \mu\text{C}/\text{cm}^2$ ) in the time scale of  $1 \mu\text{s}$ , the current density of the charge injection is on the order of  $10 \text{ A}/\text{cm}^2$ . Such high current density is close to the breakdown current density of a typical DE material such as  $\text{SiO}_2$  or  $\text{Al}_2\text{O}_3$ . Therefore,  $E_{\text{eff}}$  must be close to the breakdown electric field of the DE layer, such as  $10 \text{ MV}/\text{cm}$  for  $\text{SiO}_2$  so that  $E_{\text{eff}}$  of  $5 \text{ MV}/\text{cm}$  is estimated.  $E_{\text{eff}}$  may change according to different materials and bulk trap density of the material. And  $E_{\text{eff}}$  can be regarded as an effective electric field that the DE layer becomes leaky so that charge injection to the FE/DE interface becomes possible. This  $E_{\text{eff}}$  is related to the strength of the DE layer and the degradation of the DE layer will result in the reduction of  $E_{\text{eff}}$ .

Therefore, considering (8) and (9), MW can be written as

$$\text{MW} = 2 \frac{\epsilon_{\text{DE}} E_{\text{eff}}}{C_{\text{FE}}} \quad (10)$$

In this case, assuming  $t_{\text{FE}}$  of  $10 \text{ nm}$ ,  $\epsilon_{\text{DE}}$  of  $3.9$ ,  $\epsilon_{\text{FE}}$  of  $20$ , and  $E_{\text{eff}}$  of  $5 \text{ MV}/\text{cm}$ , MW can be estimated as  $2.0 \text{ V}$ , which is very close to the experimentally reported values.

The above discussions are based on the fact that  $P_{\text{FE}}$  is larger than  $\epsilon_{\text{DE}} E_{\text{eff}}$  so that a leakage-assist-switching process must exist. However,  $P_{\text{FE}}$  may not always reach full polarization or high polarization charge density. For example, if the gate voltage is not high enough, only partial polarization switching may be obtained, leading to a small MW. Note that to achieve high  $P_{\text{FE}}$ , both positive and negative charges are required for charge balance according to (5). In the semiconductor channel, high positive and negative charge density may not exist together, so that full polarization switching may not be achieved, which may also lead to a small MW.

In this case, if  $P_{\text{FE}}$  is smaller than  $\epsilon_{\text{DE}} E_{\text{eff}}$ ,  $Q_{\text{FEDE}}$  is 0 and MW becomes

$$\text{MW} = \frac{2P_{\text{FE}}}{C_{\text{FE}}} \quad (11)$$

Here, according to the above new insights, we want to emphasize that there are two key points to achieve a large MW on a Fe-FET. First, the quality of the DE layer is critical to enhancing the MW. A low-quality interfacial layer may lead to the diminishing of MW because the DE layer cannot hold charge. Second, to have both high positive and negative charge density, for example, high hole and electron density in the semiconductor channel is important for charge balance.

Narrow bandgap materials such as Ge [20], [32] and Si may be more suitable for Fe-FETs. AlGaIn/GaN heterojunction, where 2-D electron gas formed at its interface, is not suitable for making a Fe-FET because no inversion hole or positive charged layer from heavily doped ions can be formed to support FE polarization switch in AlGaIn/GaN heterojunction [24], [33].

## B. Endurance

An important indication from the above model is to understand the endurance characteristics of FE  $\text{HfO}_2$ -based Fe-FETs. FE  $\text{HfO}_2$ -based M/FE/M capacitors have been demonstrated with high endurance over  $10^{12}$  cycles while endurance on the level of only  $10^6$  or even below is commonly observed on Fe-FETs with FE  $\text{HfO}_2$  gate insulator. This phenomenon can be successfully explained by the above model. According to (10), MW of Fe-FET degrades during the endurance measurement because  $E_{\text{eff}}$  becomes smaller. The physics of  $E_{\text{eff}}$  degradation is simply because  $E_{\text{eff}}$  by definition is the electric field that DE layer becomes leaky so that charge injection into FE/DE interface becomes possible. Thus,  $E_{\text{eff}}$  must be close to the breakdown electric field of the DE layer. The multiple cycles of operation near breakdown can easily make the DE layer leakier so that  $E_{\text{eff}}$  becomes smaller. This happens before the FE layer degrades. Therefore, the endurance characteristic of a Fe-FET is determined by the DE layer instead of the FE layer. This is fundamentally different from an M/FE/M capacitor.

Therefore, to improve the endurance characteristics, there are two possible approaches. First is to develop an FE thin film with an FE polarization density of less than a few  $\mu\text{C}/\text{cm}^2$ , so that the DE layer does not operate near breakdown. For example,  $\text{CuInP}_2\text{S}_6$  has a low  $P_R$  of  $2\text{--}4 \mu\text{C}/\text{cm}^2$  [34]. The reduction of Hf composition in FE HZO can also reduce the  $P_R$  of the FE layer. The  $P_R$  is also reduced rapidly once FE HZO thickness is smaller than  $4 \text{ nm}$  [14]. However, to improve the endurance performance by reducing  $P_R$ , the decrease of MW is unavoidable according to (11), which also results in the reduction of  $E_{\text{dep}}$  and the improvement of retention performance. Therefore, to balance MW, retention and endurance performance has to be considered in the design of Fe-FETs. The second one is to develop Fe-FETs without DE layer. The control of  $D_{\text{it}}$  becomes critical for this approach because  $D_{\text{it}}$  may also screen the FE polarization which leads to the reduction of MW and endurance performance. A back-gate Fe-FET with oxide semiconductor channel [35]–[37] is preferred since no native interfacial oxide layer is needed.

## C. Retention

The retention characteristics are determined by  $E_{\text{dep}}$  and charge trapping across the DE layer, which both lead to the drift of  $V_T$  and loss of MW. More than ten years of retention time has been successfully demonstrated on FE  $\text{HfO}_2$ -based Fe-FETs. The high retention performance is also related to the charge accumulation at FE/DE interface.

According to the definition of  $E_{\text{dep}}$  (i.e.,  $E_{\text{dep}} t_{\text{FE}} + E_{\text{DE}} t_{\text{DE}} = 0$ ), (4) and (9), and a M/FE/DE/M structure for

simplicity of discussion,  $E_{\text{dep}}$  can be written as

$$E_{\text{dep}} = \frac{P_{\text{FE}} - Q_{\text{FEDE}}}{\epsilon_{\text{FE}} + \epsilon_{\text{DE}} \frac{t_{\text{FE}}}{t_{\text{DE}}}} \quad (12)$$

$$E_{\text{dep}} \cong \frac{E_{\text{eff}}}{\frac{\epsilon_{\text{FE}}}{\epsilon_{\text{DE}}} + \frac{t_{\text{FE}}}{t_{\text{DE}}}}. \quad (13)$$

As we can see from (12), if assuming  $t_{\text{FE}}$  of 10 nm,  $t_{\text{DE}}$  of 1 nm,  $\epsilon_{\text{DE}}$  of 3.9,  $\epsilon_{\text{FE}}$  of 20, and  $P_R$  of 20  $\mu\text{C}/\text{cm}^2$ , without considering  $Q_{\text{FEDE}}$ ,  $E_{\text{dep}}$  is about 3.8 MV/cm, which is above  $E_C$  of FE  $\text{HfO}_2$  ( $\sim 1$  MV/cm), and it is not stable. If considering  $Q_{\text{FEDE}}$ , according to (12b),  $E_{\text{dep}}$  is 0.3 MV/cm, which is below  $E_C$ . To increase  $\epsilon_{\text{FE}}$  for higher DE constant and increase the ratio of  $t_{\text{FE}}$  and  $t_{\text{DE}}$  can further reduce  $E_{\text{dep}}$  to improve the retention characteristics.

#### D. Impact of 2-D and 3-D Electrostatics

The above discussions are based on a 1-D model, but the real Fe-FETs are planar devices with 2-D electrostatic potential distribution or 3-D devices, such as FinFETs or gate-all-around (GAA) FETs, with 3-D electrostatic potential distribution. The impact of 2-D or 3-D electrostatics is crucial to Fe-FET operation in certain device structures.

For example, in silicon Fe-FETs with an n-type channel (p-doped), to switch down the FE polarization, a high positive gate voltage is applied, so that an electron inversion layer is formed. The high-density electron inversion layer terminates the electric field so that the electrostatic potential distribution is similar to the 1-D case like a M/FE/DE/M structure as shown in Fig. 3(a). To switch up the FE polarization, a high negative gate voltage is applied, so that a hole accumulation layer is formed. The electrostatic potential distribution is also similar to the 1-D case as shown in Fig. 3(b). Therefore, if with both sufficient positive charges and negative charges, Fe-FET operation can be well explained by the above 1-D model.

However, if without the existence of both positive and negative charges, such as a GaN Fe-FET [24], [33], [38] with electrons formed at AlGaN/GaN polar semiconductor interface, Fe-FET switching is not possible due to the lack of holes. There is a large voltage drop across the semiconductor, in this case, also resulting in an insufficient electric field across the FE layer. This case was verified by numerical simulation in [24]. Another example is in Fe-FETs with floating body structure [35], [39], [40], there is no well-defined body potential. If without mobile electrons and holes together, the electrostatic potential cannot be approximated as 1-D in the OFF-state, so FE polarization switching near the source/drain region is much easier due to a stronger electric field across the FE layer near the source drain. Thus, for Fe-FETs with floating body structures, the performance of short channel devices is expected to be better than long channel devices. Therefore, device scaling can contribute to improving the memory performance of Fe-FETs.

#### IV. CONCLUSION

In summary, we have developed a comprehensive Fe-FET model based on the charge balance framework. The impact of

charge balance and the leakage-assist-switching mechanism on the memory characteristics of Fe-FETs with M/FE/DE/S gate-stack is studied and the discrepancy between the memory performance of FE capacitors and Fe-FETs are successfully understood. It is found that the FE/DE interface and DE layer are critical to determining the memory characteristics of Fe-FETs. The MW, retention, and endurance characteristics of FE  $\text{HfO}_2$ -based Fe-FET are determined by DE layer instead of FE layer as usually understood.

To further improve the memory performance of Fe-FETs, according to the new insights in this model, the following two potential approaches are provided.

- 1) To reduce the remnant polarization of the FE layer down to below a few  $\mu\text{C}/\text{cm}^2$ , so that FE operation does not involve a leakage-assist-switching process. For example, FE HZO with a reduced Hf composition or ultrathin FE HZO.
- 2) To remove the DE layer and use a M/FE/S structure, such as employing a back-gate Fe-FET with an oxide semiconductor channel. But a high-quality FE and semiconductor interface is still needed in this case.

#### REFERENCES

- [1] H. Ishiwara, "Current status and prospects of FET-type ferroelectric memories," *FED J.*, vol. 11, pp. 27–40, 2000, doi: [10.1109/DRC.1999.806306](https://doi.org/10.1109/DRC.1999.806306).
- [2] T. S. Böschke, J. Müller, D. Bräuhäus, U. Schröder, and U. Böttger, "Ferroelectricity in hafnium oxide thin films," *Appl. Phys. Lett.*, vol. 99, no. 10, Sep. 2011, Art. no. 102903, doi: [10.1063/1.3634052](https://doi.org/10.1063/1.3634052).
- [3] J. Müller, T. S. Böschke, U. Schroder, R. Hoffmann, T. Mikolajick, and L. Frey, "Nanosecond polarization switching and long retention in a novel MFIS-FET based on ferroelectric  $\text{HfO}_2$ ," *IEEE Electron Device Lett.*, vol. 33, no. 2, pp. 185–187, Jan. 2012, doi: [10.1109/LED.2011.2177435](https://doi.org/10.1109/LED.2011.2177435).
- [4] J. Müller *et al.*, "Ferroelectricity in simple binary  $\text{ZrO}_2$  and  $\text{HfO}_2$ ," *Nano Lett.*, vol. 12, no. 8, pp. 4318–4323, Aug. 2012, doi: [10.1021/nl302049k](https://doi.org/10.1021/nl302049k).
- [5] J. Müller *et al.*, "Ferroelectricity in  $\text{HfO}_2$  enables nonvolatile data storage in 28 nm HKMG," in *Proc. Symp. VLSI Technol. (VLSIT)*, Jun. 2012, pp. 25–26, doi: [10.1109/VLSIT.2012.6242443](https://doi.org/10.1109/VLSIT.2012.6242443).
- [6] S. Dunkel *et al.*, "A FeFET based super-low-power ultra-fast embedded NVM technology for 22 nm FDSOI and beyond," in *IEDM Tech. Dig.*, Dec. 2017, pp. 485–488.
- [7] K. Ni *et al.*, "Critical role of interlayer in  $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$  ferroelectric FET nonvolatile memory performance," *IEEE Trans. Electron Devices*, vol. 65, no. 6, pp. 2461–2469, Jun. 2018, doi: [10.1109/TED.2018.2829122](https://doi.org/10.1109/TED.2018.2829122).
- [8] K. Florent *et al.*, "First demonstration of vertically stacked ferroelectric al doped  $\text{HfO}_2$  devices for NAND applications," in *Proc. Symp. VLSI Technol.*, Jun. 2017, pp. T158–T159, doi: [10.23919/VLSIT.2017.7998162](https://doi.org/10.23919/VLSIT.2017.7998162).
- [9] K. Florent *et al.*, "Vertical ferroelectric  $\text{HfO}_2$  FET based on 3-D NAND architecture: Towards dense low-power memory," in *IEDM Tech. Dig.*, Dec. 2018, pp. 43–66, doi: [10.1109/IEDM.2018.8614710](https://doi.org/10.1109/IEDM.2018.8614710).
- [10] M.-K. Kim, I.-J. Kim, and J.-S. Lee, "CMOS-compatible ferroelectric NAND flash memory for high-density, low-power, and high-speed three-dimensional memory," *Sci. Adv.*, vol. 7, no. 3, Jan. 2021, Art. no. eabe1341, doi: [10.1126/sciadv.abe1341](https://doi.org/10.1126/sciadv.abe1341).
- [11] H. W. Park, J. Lee, and C. S. Hwang, "Review of ferroelectric field-effect transistors for three-dimensional storage applications," *Nano Sel.*, vol. 2, pp. 1–21, Jan. 2021, doi: [10.1002/nano.202000281](https://doi.org/10.1002/nano.202000281).
- [12] M. H. Park, H. J. Kim, Y. J. Kim, W. Lee, T. Moon, and C. S. Hwang, "Evolution of phases and ferroelectric properties of thin  $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$  films according to the thickness and annealing temperature," *Appl. Phys. Lett.*, vol. 102, no. 24, Jun. 2013, Art. no. 242905, doi: [10.1063/1.4811483](https://doi.org/10.1063/1.4811483).
- [13] X. Tian, S. Shibayama, T. Nishimura, T. Yajima, S. Migita, and A. Toriumi, "Evolution of ferroelectric  $\text{HfO}_2$  in ultrathin region down to 3 nm," *Appl. Phys. Lett.*, vol. 112, Art. no. 102902, Mar. 2018, doi: [10.1063/1.5017094](https://doi.org/10.1063/1.5017094).

- [14] X. Lyu, M. Si, X. Sun, M. A. Capano, H. Wang, and P. D. Ye, "Ferroelectric and anti-ferroelectric hafnium zirconium oxide: Scaling limit, switching speed and record high polarization density," in *Proc. Symp. VLSI Technol.*, Jun. 2019, pp. T44–T45, doi: [10.23919/VLSIT.2019.8776548](https://doi.org/10.23919/VLSIT.2019.8776548).
- [15] H. Ishiura, "FeFET and ferroelectric random access memories," *J. Nanosci. Nanotechnol.*, vol. 12, no. 10, pp. 7619–7627, 2012, doi: [10.1093/acprof:oso/9780199584123.003.0012](https://doi.org/10.1093/acprof:oso/9780199584123.003.0012).
- [16] N. Gong and T.-P. Ma, "Why is FE-HfO<sub>2</sub> more suitable than PZT or SBT for scaled nonvolatile 1-T memory cell? A retention perspective," *IEEE Electron Device Lett.*, vol. 37, no. 9, pp. 1123–1126, Sep. 2016, doi: [10.1109/LED.2016.2593627](https://doi.org/10.1109/LED.2016.2593627).
- [17] E. Yurchuk *et al.*, "Impact of scaling on the performance of HfO<sub>2</sub>-based ferroelectric field effect transistors," *IEEE Trans. Electron Devices*, vol. 61, no. 11, pp. 3699–3706, Nov. 2014, doi: [10.1109/TED.2014.2354833](https://doi.org/10.1109/TED.2014.2354833).
- [18] K. Karda, C. Mouli, and M. A. Alam, "Switching dynamics and hot atom damage in Landau switches," *IEEE Electron Device Lett.*, vol. 37, no. 6, pp. 801–804, Jun. 2016, doi: [10.1109/LED.2016.2562007](https://doi.org/10.1109/LED.2016.2562007).
- [19] C. Alessandri, P. Pandey, A. Abusleme, and A. Seabaugh, "Switching dynamics of ferroelectric Zr-doped HfO<sub>2</sub>," *IEEE Electron Device Lett.*, vol. 39, no. 11, pp. 1780–1783, Nov. 2018, doi: [10.1109/LED.2018.2872124](https://doi.org/10.1109/LED.2018.2872124).
- [20] W. Chung, M. Si, P. R. Shrestha, J. P. Campbell, K. P. Cheung, and P. D. Ye, "First direct experimental studies of Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> ferroelectric polarization switching down to 100-picosecond in sub-60 mV/dec germanium ferroelectric nanowire FETs," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2018, pp. 89–90, doi: [10.1109/VLSIT.2018.8510652](https://doi.org/10.1109/VLSIT.2018.8510652).
- [21] X. Lyu, M. Si, P. R. Shrestha, K. P. Cheung, and P. D. Ye, "First direct measurement of sub-nanosecond polarization switching in ferroelectric hafnium zirconium oxide," in *IEDM Tech. Dig.*, Dec. 2019, pp. 342–345, doi: [10.1109/IEDM19573.2019.8993509](https://doi.org/10.1109/IEDM19573.2019.8993509).
- [22] M. Si *et al.*, "Ultrafast measurements of polarization switching dynamics on ferroelectric and anti-ferroelectric hafnium zirconium oxide," *Appl. Phys. Lett.*, vol. 115, no. 7, Aug. 2019, Art. no. 072107, doi: [10.1063/1.5098786](https://doi.org/10.1063/1.5098786).
- [23] Y. C. Chiu, C. H. Cheng, C. Y. Chang, M. H. Lee, H. H. Hsu, and S. S. Yen, "Low power 1T DRAM/NVM versatile memory featuring steep sub-60-mV/decade operation, fast 20-ns speed, and robust 85°C-extrapolated 10<sup>16</sup> endurance," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2015, pp. T184–T185, doi: [10.1109/VLSIT.2015.7223671](https://doi.org/10.1109/VLSIT.2015.7223671).
- [24] M. Si, Z. Lin, J. Noh, J. Li, W. Chung, and P. D. Ye, "The impact of channel semiconductor on the memory characteristics of ferroelectric field-effect transistors," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 846–849, 2020, doi: [10.1109/JEDS.2020.3012901](https://doi.org/10.1109/JEDS.2020.3012901).
- [25] E. Yurchuk *et al.*, "Origin of the endurance degradation in the novel HfO<sub>2</sub>-based 1T ferroelectric non-volatile memories," in *Proc. IEEE Int. Rel. Phys. Symp.*, Jun. 2014, pp. 2E.5.1–2E.5.5, doi: [10.1109/IRPS.2014.6866063](https://doi.org/10.1109/IRPS.2014.6866063).
- [26] T. P. Ma and J.-P. Han, "Why is nonvolatile ferroelectric memory field-effect transistor still elusive?" *IEEE Electron Device Lett.*, vol. 23, no. 7, pp. 386–388, Jul. 2002, doi: [10.1109/LED.2002.1015207](https://doi.org/10.1109/LED.2002.1015207).
- [27] Y. J. Kim *et al.*, "Interfacial charge-induced polarization switching in Al<sub>2</sub>O<sub>3</sub>/Pb(Zr,Ti)O<sub>3</sub> bi-layer," *J. Appl. Phys.*, vol. 118, no. 22, Dec. 2015, Art. no. 224105, doi: [10.1063/1.4937544](https://doi.org/10.1063/1.4937544).
- [28] M. Si, X. Lyu, and P. D. Ye, "Ferroelectric polarization switching of hafnium zirconium oxide in a ferroelectric/dielectric stack," *ACS Appl. Electron. Mater.*, vol. 1, no. 5, pp. 745–751, May 2019, doi: [10.1021/acsaem.9b00092](https://doi.org/10.1021/acsaem.9b00092).
- [29] K. Toprasertpong, M. Takenaka, and S. Takagi, "Direct observation of interface charge behaviors in FeFET by quasi-static split C-V and Hall techniques: Revealing FeFET operation," in *IEDM Tech. Dig.*, Dec. 2019, pp. 570–573.
- [30] R. R. Mehta, B. D. Silverman, and J. T. Jacobs, "Depolarization fields in thin ferroelectric films," *J. Appl. Phys.*, vol. 44, no. 8, pp. 3379–3385, 1973, doi: [10.1063/1.1662770](https://doi.org/10.1063/1.1662770).
- [31] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. Hoboken, NJ, USA: Wiley, 2006.
- [32] W. Chung, M. Si, and P. D. Ye, "First demonstration of Ge ferroelectric nanowire FET as synaptic device for online learning in neural network with high number of conductance state and G<sub>max</sub>/G<sub>min</sub>," in *IEDM Tech. Dig.*, Dec. 2018, pp. 344–347, doi: [10.1109/IEDM.2018.8614516](https://doi.org/10.1109/IEDM.2018.8614516).
- [33] C. H. Wu *et al.*, "High v<sub>th</sub> enhancement mode GaN power devices with high ID, max using hybrid ferroelectric charge trap gate stack," in *Proc. Symp. VLSI Technol.*, Jun. 2017, pp. T60–T61, doi: [10.23919/VLSIT.2017.7998201](https://doi.org/10.23919/VLSIT.2017.7998201).
- [34] M. Si, P.-Y. Liao, G. Qiu, Y. Duan, and P. D. Ye, "Ferroelectric field-effect transistors based on MoS<sub>2</sub> and CuInP<sub>2</sub>S<sub>6</sub> two-dimensional van der Waals heterostructure," *ACS Nano*, vol. 12, no. 7, pp. 6700–6705, Jul. 2018, doi: [10.1021/acsnano.8b01810](https://doi.org/10.1021/acsnano.8b01810).
- [35] M. Si *et al.*, "Indium-tin-oxide transistors with one nanometer thick channel and ferroelectric gating," *ACS Nano*, vol. 14, no. 9, pp. 11542–11547, Sep. 2020, doi: [10.1021/acsnano.0c03978](https://doi.org/10.1021/acsnano.0c03978).
- [36] M. Si, A. Charnas, Z. Lin, and P. D. Ye, "Enhancement-mode atomic-layer-deposited In<sub>2</sub>O<sub>3</sub> transistors with maximum drain current of 2.2 A/mm at drain voltage of 0.7 V by low-temperature annealing and stability in hydrogen environment," *IEEE Trans. Electron Devices*, vol. 68, no. 3, pp. 1075–1080, Mar. 2021, doi: [10.1109/TED.2021.3053229](https://doi.org/10.1109/TED.2021.3053229).
- [37] M. Si, Z. Lin, A. Charnas, and P. D. Ye, "Scaled atomic-layer-deposited indium oxide nanometer transistors with maximum drain current exceeding 2 A/mm at drain voltage of 0.7 V," *IEEE Electron Device Lett.*, vol. 42, no. 2, pp. 184–187, Feb. 2021, doi: [10.1109/LED.2020.3043430](https://doi.org/10.1109/LED.2020.3043430).
- [38] C. Wu *et al.*, "Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub>-based ferroelectric gate HEMTs with large threshold voltage tuning range," *IEEE Electron Device Lett.*, vol. 41, no. 3, pp. 337–340, Mar. 2020, doi: [10.1109/LED.2020.2965330](https://doi.org/10.1109/LED.2020.2965330).
- [39] S. Dutta *et al.*, "Monolithic 3D integration of high endurance multi-bit ferroelectric FET for accelerating compute-in-memory," in *IEDM Tech. Dig.*, Dec. 2020, pp. 801–804, doi: [10.1109/IEDM13553.2020.9371974](https://doi.org/10.1109/IEDM13553.2020.9371974).
- [40] A. A. Sharma *et al.*, "High speed memory operation in channel-last, back-gated ferroelectric transistors," in *IEDM Tech. Dig.*, Dec. 2020, pp. 391–394, doi: [10.1109/IEDM13553.2020.9371940](https://doi.org/10.1109/IEDM13553.2020.9371940).